Ð þíù8 X( ¡ Qgumstix,omap3-overo-tobiduogumstix,omap3-overoti,omap3630ti,omap36xxti,omap3 +07OMAP36xx/AM37xx/DM37xx Gumstix Overo on TobiDuochosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8{cpu‡‹’cpuž“à¬ÀËÚpmu@54000000arm,cortex-a8-pmu‡T€âídebugsssocti,omap-inframpu ti,omap3-mpuímpuiva ti,iva2.2íivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus‡hâ +÷íl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ÷Hscm@2000ti,omap3-scmsimple-bus‡ + ÷ pinmux@30 ti,omap3-padconfpinctrl-single‡08+þ 3Qÿndefault|Úèpinmux_uart2_pins †<>@BÚçpinmux_i2c1_pins†ŠŒÚêpinmux_mmc1_pins0†Úõpinmux_mmc2_pins0†(*,.02Ú÷pinmux_w3cbw003c_pins†„lÚpinmux_hsusb2_pins@†¤ ¦ ¨ ª ¬ ® Ž�Úpinmux_twl4030_pins†°AÚëpinmux_i2c3_pins†’”Úñpinmux_uart3_pins†npÚéscm_conf@270sysconsimple-bus‡p0+ ÷p0Úpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap‡°špbias_mmc_omap2430¡pbias_mmc_omap2430°w@È-ÆÀÚôclocks+clock@68 ti,clksel‡hàclock-mcbsp5-mux-fckàti,composite-mux-clockímcbsp5_mux_fck‹Ú clock-mcbsp3-mux-fckàti,composite-mux-clockímcbsp3_mux_fck‹ Úclock-mcbsp4-mux-fckàti,composite-mux-clockímcbsp4_mux_fck‹ Úmcbsp5_fckàti,composite-clock‹ Úÿclock@4 ti,clksel‡àclock-mcbsp1-mux-fckàti,composite-mux-clockímcbsp1_mux_fck‹Ú clock-mcbsp2-mux-fckàti,composite-mux-clockímcbsp2_mux_fck‹ Úmcbsp1_fckàti,composite-clock‹ Úúmcbsp2_fckàti,composite-clock‹Úümcbsp3_fckàti,composite-clock‹Úýmcbsp4_fckàti,composite-clock‹Úþclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single‡ \+þ 3Qÿpinmux_twl4030_vpins †Úìtarget-module@480a6000ti,sysc-omap2ti,sysc‡H `DH `HH `L revsyscsyss $2‹’ick+ ÷H ` aes1@0 ti,omap3-aes‡Pâ?  Dtxrxtarget-module@480c5000ti,sysc-omap2ti,sysc‡H PDH PHH PL revsyscsyss $2‹’ick+ ÷H P aes2@0 ti,omap3-aes‡Pâ?ABDtxrxprm@48306000 ti,omap3-prm‡H0`@â clocks+virt_16_8m_ckà fixed-clockNYÚosc_sys_ck@d40à ti,mux-clock‹‡ @Úsys_ck@1270àti,divider-clock‹^‡piÚ"sys_clkout1@d70àti,gate-clock‹‡ pdpll3_x2_ckàfixed-factor-clock‹€‹dpll3_m2x2_ckàfixed-factor-clock‹€‹Ú!dpll4_x2_ckàfixed-factor-clock‹ €‹corex2_fckàfixed-factor-clock‹!€‹Ú#wkup_l4_ickàfixed-factor-clock‹"€‹Úbcorex2_d3_fckàfixed-factor-clock‹#€‹ÚŠcorex2_d5_fckàfixed-factor-clock‹#€‹Ú‹clockdomainscm@48004000 ti,omap3-cm‡H@@clocks+dummy_apb_pclkà fixed-clockNomap_32k_fckà fixed-clockN€ÚHvirt_12m_ckà fixed-clockN·Úvirt_13m_ckà fixed-clockNÆ]@Úvirt_19200000_ckà fixed-clockN$øÚvirt_26000000_ckà fixed-clockNŒº€Úvirt_38_4m_ckà fixed-clockNIðÚdpll4_ck@d00àti,omap3-dpll-per-j-type-clock‹""‡ D 0Ú dpll4_m2_ck@d48àti,divider-clock‹ ^?‡ HiÚ$dpll4_m2x2_mul_ckàfixed-factor-clock‹$€‹Ú%dpll4_m2x2_ck@d00àti,hsdiv-gate-clock‹%‡ •Ú&omap_96m_alwon_fckàfixed-factor-clock‹&€‹Ú2dpll3_ck@d00àti,omap3-dpll-core-clock‹""‡ @ 0Úclock@1140 ti,clksel‡@àclock-dpll3-m3àti,divider-clock ídpll3_m3_ck‹^iÚ,clock-dpll4-m6àti,divider-clock ídpll4_m6_ck‹ ^?iÚ>clock-emu-src-muxà ti,mux-clockíemu_src_mux_ck‹"'()Úvclock-pclk-fckàti,divider-clock ípclk_fck‹*^iclock-pclkx2-fckàti,divider-clock ípclkx2_fck‹*^iclock-atclk-fckàti,divider-clock íatclk_fck‹*^iclock-traceclk-src-fckà ti,mux-clockítraceclk_src_fck‹"'()Ú+clock-traceclk-fckàti,divider-clock ítraceclk_fck‹+ ^idpll3_m3x2_mul_ckàfixed-factor-clock‹,€‹Ú-dpll3_m3x2_ck@d00àti,hsdiv-gate-clock‹- ‡ •Ú.emu_core_alwon_ckàfixed-factor-clock‹.€‹Ú'sys_altclkà fixed-clockNÚ5mcbsp_clksà fixed-clockNÚcore_ckàfixed-factor-clock‹€‹Ú/dpll1_fck@940àti,divider-clock‹/^‡ @iÚ0dpll1_ck@904àti,omap3-dpll-clock‹"0‡  $ @ 4Údpll1_x2_ckàfixed-factor-clock‹€‹Ú1dpll1_x2m2_ck@944àti,divider-clock‹1^‡ DiÚEcm_96m_fckàfixed-factor-clock‹2€‹Ú3clock@d40 ti,clksel‡ @àclock-dpll3-m2àti,divider-clock ídpll3_m2_ck‹^iÚclock-omap-96m-fckà ti,mux-clock íomap_96m_fck‹3"ÚYclock-omap-54m-fckà ti,mux-clock íomap_54m_fck‹45ÚAclock-omap-48m-fckà ti,mux-clock íomap_48m_fck‹65Ú9clock@e40 ti,clksel‡@àclock-dpll4-m3àti,divider-clock ídpll4_m3_ck‹ ^ iÚ7clock-dpll4-m4àti,divider-clock ídpll4_m4_ck‹ ^iÚ:dpll4_m3x2_mul_ckàfixed-factor-clock‹7€‹Ú8dpll4_m3x2_ck@d00àti,hsdiv-gate-clock‹8‡ •Ú4cm_96m_d2_fckàfixed-factor-clock‹3€‹Ú6omap_12m_fckàfixed-factor-clock‹9€‹ÚZdpll4_m4x2_mul_ckàti,fixed-factor-clock‹:«¹ÆÚ;dpll4_m4x2_ck@d00àti,gate-clock‹;‡ •ÆÚ^dpll4_m5_ck@f40àti,divider-clock‹ ^?‡@iÚ<dpll4_m5x2_mul_ckàti,fixed-factor-clock‹<«¹ÆÚ=dpll4_m5x2_ck@d00àti,hsdiv-gate-clock‹=‡ •ÆÚzdpll4_m6x2_mul_ckàfixed-factor-clock‹>€‹Ú?dpll4_m6x2_ck@d00àti,hsdiv-gate-clock‹?‡ •Ú@emu_per_alwon_ckàfixed-factor-clock‹@€‹Ú(clock@d70 ti,clksel‡ pàclock-clkout2-src-gateà ti,composite-no-wait-gate-clockíclkout2_src_gate_ck‹/ÚCclock-clkout2-src-muxàti,composite-mux-clockíclkout2_src_mux_ck‹/"3AÚDclock-sys-clkout2àti,divider-clock ísys_clkout2‹B^@Ùclkout2_src_ckàti,composite-clock‹CDÚBmpu_ckàfixed-factor-clock‹E€‹ÚFarm_fck@924àti,divider-clock‹F‡ $^emu_mpu_alwon_ckàfixed-factor-clock‹F€‹Ú)clock@a40 ti,clksel‡ @àclock-l3-ickàti,divider-clockíl3_ick‹/^iÚGclock-l4-ickàti,divider-clockíl4_ick‹G^iÚIclock-gpt10-mux-fckàti,composite-mux-clockígpt10_mux_fck‹H"ÚVclock-gpt11-mux-fckàti,composite-mux-clockígpt11_mux_fck‹H"ÚXclock-ssi-ssr-div-fck-3430es2àti,composite-divider-clockíssi_ssr_div_fck_3430es2‹#$ïÚclock@c40 ti,clksel‡ @àclock-rm-ickàti,divider-clockírm_ick‹I^iclock-gpt1-mux-fckàti,composite-mux-clock ígpt1_mux_fck‹H"Úaclock-usim-mux-fckàti,composite-mux-clock íusim_mux_fck(‹"JKLMNOPQRiÚƒclock@a00 ti,clksel‡ àclock-gpt10-gate-fckàti,composite-gate-clockígpt10_gate_fck‹" ÚUclock-gpt11-gate-fckàti,composite-gate-clockígpt11_gate_fck‹" ÚWclock-mmchs2-fckàti,wait-gate-clock ímmchs2_fck‹Ú¹clock-mmchs1-fckàti,wait-gate-clock ímmchs1_fck‹Úºclock-i2c3-fckàti,wait-gate-clock íi2c3_fck‹Ú»clock-i2c2-fckàti,wait-gate-clock íi2c2_fck‹Ú¼clock-i2c1-fckàti,wait-gate-clock íi2c1_fck‹Ú½clock-mcbsp5-gate-fckàti,composite-gate-clockímcbsp5_gate_fck‹ Ú clock-mcbsp1-gate-fckàti,composite-gate-clockímcbsp1_gate_fck‹ Ú clock-mcspi4-fckàti,wait-gate-clock ímcspi4_fck‹SÚ¾clock-mcspi3-fckàti,wait-gate-clock ímcspi3_fck‹SÚ¿clock-mcspi2-fckàti,wait-gate-clock ímcspi2_fck‹SÚÀclock-mcspi1-fckàti,wait-gate-clock ímcspi1_fck‹SÚÁclock-uart2-fckàti,wait-gate-clock íuart2_fck‹SÚÂclock-uart1-fckàti,wait-gate-clock íuart1_fck‹S ÚÃclock-hdq-fckàti,wait-gate-clockíhdq_fck‹TÚÄclock-modem-fckàti,omap3-interface-clock ímodem_fck‹"Úàclock-mspro-fckàti,wait-gate-clock ímspro_fck‹clock-ssi-ssr-gate-fck-3430es2à ti,composite-no-wait-gate-clockíssi_ssr_gate_fck_3430es2‹#Ú~clock-mmchs3-fckàti,wait-gate-clock ímmchs3_fck‹ÚÜgpt10_fckàti,composite-clock‹UVgpt11_fckàti,composite-clock‹WXcore_96m_fckàfixed-factor-clock‹Y€‹Úcore_48m_fckàfixed-factor-clock‹9€‹ÚScore_12m_fckàfixed-factor-clock‹Z€‹ÚTcore_l3_ickàfixed-factor-clock‹G€‹Ú[clock@a10 ti,clksel‡ àclock-sdrc-ickàti,wait-gate-clock ísdrc_ick‹[ÚŽclock-mmchs2-ickàti,omap3-interface-clock ímmchs2_ick‹\ÚÅclock-mmchs1-ickàti,omap3-interface-clock ímmchs1_ick‹\ÚÆclock-hdq-ickàti,omap3-interface-clockíhdq_ick‹\ÚÇclock-mcspi4-ickàti,omap3-interface-clock ímcspi4_ick‹\ÚÈclock-mcspi3-ickàti,omap3-interface-clock ímcspi3_ick‹\ÚÉclock-mcspi2-ickàti,omap3-interface-clock ímcspi2_ick‹\ÚÊclock-mcspi1-ickàti,omap3-interface-clock ímcspi1_ick‹\ÚËclock-i2c3-ickàti,omap3-interface-clock íi2c3_ick‹\ÚÌclock-i2c2-ickàti,omap3-interface-clock íi2c2_ick‹\ÚÍclock-i2c1-ickàti,omap3-interface-clock íi2c1_ick‹\ÚÎclock-uart2-ickàti,omap3-interface-clock íuart2_ick‹\ÚÏclock-uart1-ickàti,omap3-interface-clock íuart1_ick‹\ ÚÐclock-gpt11-ickàti,omap3-interface-clock ígpt11_ick‹\ ÚÑclock-gpt10-ickàti,omap3-interface-clock ígpt10_ick‹\ ÚÒclock-mcbsp5-ickàti,omap3-interface-clock ímcbsp5_ick‹\ ÚÓclock-mcbsp1-ickàti,omap3-interface-clock ímcbsp1_ick‹\ ÚÔclock-omapctrl-ickàti,omap3-interface-clock íomapctrl_ick‹\ÚÕclock-aes2-ickàti,omap3-interface-clock íaes2_ick‹\Úclock-sha12-ickàti,omap3-interface-clock ísha12_ick‹\ÚÖclock-icr-ickàti,omap3-interface-clockíicr_ick‹\clock-des2-ickàti,omap3-interface-clock ídes2_ick‹\clock-mspro-ickàti,omap3-interface-clock ímspro_ick‹\clock-mailboxes-ickàti,omap3-interface-clockímailboxes_ick‹\clock-sad2d-ickàti,omap3-interface-clock ísad2d_ick‹GÚáclock-hsotgusb-ick-3430es2à"ti,omap3-hsotgusb-interface-clockíhsotgusb_ick_3430es2‹[Ú�clock-ssi-ick-3430es2àti,omap3-ssi-interface-clockíssi_ick_3430es2‹]Ú clock-mmchs3-ickàti,omap3-interface-clock ímmchs3_ick‹\ÚÛgpmc_fckàfixed-factor-clock‹[€‹core_l4_ickàfixed-factor-clock‹I€‹Ú\clock@e00 ti,clksel‡àclock-dss-tv-fckàti,gate-clock ídss_tv_fck‹AÚ´clock-dss-96m-fckàti,gate-clock ídss_96m_fck‹YÚµclock-dss2-alwon-fckàti,gate-clockídss2_alwon_fck‹"Ú¶clock-dss1-alwon-fck-3430es2àti,dss-gate-clockídss1_alwon_fck_3430es2‹^ÆÚ·dummy_ckà fixed-clockNclock@c00 ti,clksel‡ àclock-gpt1-gate-fckàti,composite-gate-clockígpt1_gate_fck‹"Ú`clock-gpio1-dbckàti,gate-clock ígpio1_dbck‹_Ú«clock-wdt2-fckàti,wait-gate-clock íwdt2_fck‹_Ú¬clock-sr1-fckàti,wait-gate-clockísr1_fck‹"Úclock-sr2-fckàti,wait-gate-clockísr2_fck‹"Úclock-usim-gate-fckàti,composite-gate-clockíusim_gate_fck‹Y Ú‚gpt1_fckàti,composite-clock‹`aÚwkup_32k_fckàfixed-factor-clock‹H€‹Ú_clock@c10 ti,clksel‡ àclock-wdt2-ickàti,omap3-interface-clock íwdt2_ick‹bÚ­clock-wdt1-ickàti,omap3-interface-clock íwdt1_ick‹bÚ®clock-gpio1-ickàti,omap3-interface-clock ígpio1_ick‹bÚ¯clock-omap-32ksync-ickàti,omap3-interface-clockíomap_32ksync_ick‹bÚ°clock-gpt12-ickàti,omap3-interface-clock ígpt12_ick‹bÚ±clock-gpt1-ickàti,omap3-interface-clock ígpt1_ick‹bÚ²clock-usim-ickàti,omap3-interface-clock íusim_ick‹b Ú³per_96m_fckàfixed-factor-clock‹2€‹Ú per_48m_fckàfixed-factor-clock‹9€‹Úcclock@1000 ti,clksel‡àclock-uart3-fckàti,wait-gate-clock íuart3_fck‹c Ú�clock-gpt2-gate-fckàti,composite-gate-clockígpt2_gate_fck‹"Úeclock-gpt3-gate-fckàti,composite-gate-clockígpt3_gate_fck‹"Úgclock-gpt4-gate-fckàti,composite-gate-clockígpt4_gate_fck‹"Úiclock-gpt5-gate-fckàti,composite-gate-clockígpt5_gate_fck‹"Úkclock-gpt6-gate-fckàti,composite-gate-clockígpt6_gate_fck‹"Úmclock-gpt7-gate-fckàti,composite-gate-clockígpt7_gate_fck‹"Úoclock-gpt8-gate-fckàti,composite-gate-clockígpt8_gate_fck‹" Úqclock-gpt9-gate-fckàti,composite-gate-clockígpt9_gate_fck‹" Úsclock-gpio6-dbckàti,gate-clock ígpio6_dbck‹dÚ‘clock-gpio5-dbckàti,gate-clock ígpio5_dbck‹dÚ’clock-gpio4-dbckàti,gate-clock ígpio4_dbck‹dÚ“clock-gpio3-dbckàti,gate-clock ígpio3_dbck‹dÚ”clock-gpio2-dbckàti,gate-clock ígpio2_dbck‹d Ú•clock-wdt3-fckàti,wait-gate-clock íwdt3_fck‹d Ú–clock-mcbsp2-gate-fckàti,composite-gate-clockímcbsp2_gate_fck‹Úclock-mcbsp3-gate-fckàti,composite-gate-clockímcbsp3_gate_fck‹Úclock-mcbsp4-gate-fckàti,composite-gate-clockímcbsp4_gate_fck‹Úclock-uart4-fckàti,wait-gate-clock íuart4_fck‹cÚªclock@1040 ti,clksel‡@àclock-gpt2-mux-fckàti,composite-mux-clock ígpt2_mux_fck‹H"Úfclock-gpt3-mux-fckàti,composite-mux-clock ígpt3_mux_fck‹H"Úhclock-gpt4-mux-fckàti,composite-mux-clock ígpt4_mux_fck‹H"Újclock-gpt5-mux-fckàti,composite-mux-clock ígpt5_mux_fck‹H"Úlclock-gpt6-mux-fckàti,composite-mux-clock ígpt6_mux_fck‹H"Únclock-gpt7-mux-fckàti,composite-mux-clock ígpt7_mux_fck‹H"Úpclock-gpt8-mux-fckàti,composite-mux-clock ígpt8_mux_fck‹H"Úrclock-gpt9-mux-fckàti,composite-mux-clock ígpt9_mux_fck‹H"Útgpt2_fckàti,composite-clock‹efÚgpt3_fckàti,composite-clock‹ghgpt4_fckàti,composite-clock‹ijgpt5_fckàti,composite-clock‹klgpt6_fckàti,composite-clock‹mngpt7_fckàti,composite-clock‹opgpt8_fckàti,composite-clock‹qrgpt9_fckàti,composite-clock‹stper_32k_alwon_fckàfixed-factor-clock‹H€‹Údper_l4_ickàfixed-factor-clock‹I€‹Úuclock@1010 ti,clksel‡àclock-gpio6-ickàti,omap3-interface-clock ígpio6_ick‹uÚ—clock-gpio5-ickàti,omap3-interface-clock ígpio5_ick‹uÚ˜clock-gpio4-ickàti,omap3-interface-clock ígpio4_ick‹uÚ™clock-gpio3-ickàti,omap3-interface-clock ígpio3_ick‹uÚšclock-gpio2-ickàti,omap3-interface-clock ígpio2_ick‹u Ú›clock-wdt3-ickàti,omap3-interface-clock íwdt3_ick‹u Úœclock-uart3-ickàti,omap3-interface-clock íuart3_ick‹u Ú�clock-uart4-ickàti,omap3-interface-clock íuart4_ick‹uÚžclock-gpt9-ickàti,omap3-interface-clock ígpt9_ick‹u ÚŸclock-gpt8-ickàti,omap3-interface-clock ígpt8_ick‹u Ú clock-gpt7-ickàti,omap3-interface-clock ígpt7_ick‹uÚ¡clock-gpt6-ickàti,omap3-interface-clock ígpt6_ick‹uÚ¢clock-gpt5-ickàti,omap3-interface-clock ígpt5_ick‹uÚ£clock-gpt4-ickàti,omap3-interface-clock ígpt4_ick‹uÚ¤clock-gpt3-ickàti,omap3-interface-clock ígpt3_ick‹uÚ¥clock-gpt2-ickàti,omap3-interface-clock ígpt2_ick‹uÚ¦clock-mcbsp2-ickàti,omap3-interface-clock ímcbsp2_ick‹uÚ§clock-mcbsp3-ickàti,omap3-interface-clock ímcbsp3_ick‹uÚ¨clock-mcbsp4-ickàti,omap3-interface-clock ímcbsp4_ick‹uÚ©emu_src_ckàti,clkdm-gate-clock‹vÚ*secure_32k_fckà fixed-clockN€Úwgpt12_fckàfixed-factor-clock‹w€‹Úwdt1_fckàfixed-factor-clock‹w€‹security_l4_ick2àfixed-factor-clock‹I€‹Úxclock@a14 ti,clksel‡ àclock-aes1-ickàti,omap3-interface-clock íaes1_ick‹xÚclock-rng-ickàti,omap3-interface-clockírng_ick‹xÚûclock-sha11-ickàti,omap3-interface-clock ísha11_ick‹xclock-des1-ickàti,omap3-interface-clock ídes1_ick‹xclock-pka-ickàti,omap3-interface-clockípka_ick‹yclock@f00 ti,clksel‡àclock-cam-mclkàti,gate-clock ícam_mclk‹zÆclock-csi2-96m-fckàti,gate-clock ícsi2_96m_fck‹ÚÞcam_ick@f10à!ti,omap3-no-wait-interface-clock‹I‡ÚÝsecurity_l3_ickàfixed-factor-clock‹G€‹Úyssi_l4_ickàfixed-factor-clock‹I€‹Ú]sr_l4_ickàfixed-factor-clock‹I€‹dpll2_fck@40àti,divider-clock‹/^‡@iÚ{dpll2_ck@4àti,omap3-dpll-clock‹"{‡$@4û Ú|dpll2_m2_ck@44àti,divider-clock‹|^‡DiÚ}iva2_ck@0àti,wait-gate-clock‹}‡Úßclock@a18 ti,clksel‡ àclock-mad2d-ickàti,omap3-interface-clock ímad2d_ick‹GÚâclock-usbtll-ickàti,omap3-interface-clock íusbtll_ick‹\ÚÚssi_ssr_fck_3430es2àti,composite-clock‹~Ú€ssi_sst_fck_3430es2àfixed-factor-clock‹€€‹Ú sys_d2_ckàfixed-factor-clock‹"€‹ÚJomap_96m_d2_fckàfixed-factor-clock‹Y€‹ÚKomap_96m_d4_fckàfixed-factor-clock‹Y€‹ÚLomap_96m_d8_fckàfixed-factor-clock‹Y€‹ÚMomap_96m_d10_fckàfixed-factor-clock‹Y€‹ ÚNdpll5_m2_d4_ckàfixed-factor-clock‹�€‹ÚOdpll5_m2_d8_ckàfixed-factor-clock‹�€‹ÚPdpll5_m2_d16_ckàfixed-factor-clock‹�€‹ÚQdpll5_m2_d20_ckàfixed-factor-clock‹�€‹ÚRusim_fckàti,composite-clock‹‚ƒdpll5_ck@d04àti,omap3-dpll-clock‹""‡  $ L 4û Ú„dpll5_m2_ck@d50àti,divider-clock‹„^‡ PiÚ�sgx_gate_fck@b00àti,composite-gate-clock‹/‡ ÚŒcore_d3_ckàfixed-factor-clock‹/€‹Ú…core_d4_ckàfixed-factor-clock‹/€‹Ú†core_d6_ckàfixed-factor-clock‹/€‹Ú‡omap_192m_alwon_fckàfixed-factor-clock‹&€‹Úˆcore_d2_ckàfixed-factor-clock‹/€‹Ú‰sgx_mux_fck@b40àti,composite-mux-clock ‹…†‡3ˆ‰Š‹‡ @Ú�sgx_fckàti,composite-clock‹Œ�Úsgx_ick@b10àti,wait-gate-clock‹G‡ Úãcpefuse_fck@a08àti,gate-clock‹"‡ Ú×ts_fck@a08àti,gate-clock‹H‡ ÚØusbtll_fck@a08àti,wait-gate-clock‹�‡ ÚÙdss_ick_3430es2@e10àti,omap3-dss-interface-clock‹I‡Ú¸usbhost_120m_fck@1400àti,gate-clock‹�‡Úäusbhost_48m_fck@1400àti,dss-gate-clock‹9‡Úåusbhost_ick@1410àti,omap3-dss-interface-clock‹I‡Úæclockdomainscore_l3_clkdmti,clockdomain‹Ž�dpll3_clkdmti,clockdomain‹dpll1_clkdmti,clockdomain‹per_clkdmti,clockdomainl‹�‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ªemu_clkdmti,clockdomain‹*dpll4_clkdmti,clockdomain‹ wkup_clkdmti,clockdomain$‹«¬­®¯°±²³dss_clkdmti,clockdomain‹´µ¶·¸core_l4_clkdmti,clockdomain”‹¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜcam_clkdmti,clockdomain‹ÝÞiva2_clkdmti,clockdomain‹ßdpll2_clkdmti,clockdomain‹|d2d_clkdmti,clockdomain ‹àáâdpll5_clkdmti,clockdomain‹„sgx_clkdmti,clockdomain‹ãusbhost_clkdmti,clockdomain ‹äåætarget-module@48320000ti,sysc-omap2ti,sysc‡H2H2  revsysc$‹_°’fckick+ ÷H2counter@0ti,omap-counter32k‡ interrupt-controller@48200000ti,omap3-intc ‡H Útarget-module@48056000ti,sysc-omap2ti,sysc‡H`H`,H`( revsyscsyss# ) $2‹[’ick+ ÷H`dma-controller@0ti,omap3630-sdmati,omap-sdma‡â 7B O`Úgpio@48310000ti,omap3-gpio‡H1âígpio1\n~ Úgpio@49050000ti,omap3-gpio‡Iâígpio2n~ Úgpio@49052000ti,omap3-gpio‡I âígpio3n~ Úgpio@49054000ti,omap3-gpio‡I@â ígpio4n~ gpio@49056000ti,omap3-gpio‡I`â!ígpio5n~ gpio@49058000ti,omap3-gpio‡I€â"ígpio6n~ Úserial@4806a000ti,omap3-uart‡H  ŠH?12Dtxrxíuart1NÜlserial@4806c000ti,omap3-uart‡HÀŠI?34Dtxrxíuart2NÜlndefault|çserial@49020000ti,omap3-uart‡IŠJèn?56Dtxrxíuart3NÜlndefault|éi2c@48070000 ti,omap3-i2c‡H€â8+íi2c1ndefault|êN'¬@twl@48‡Hâ  ti,twl4030 ndefault|ëìaudioti,twl4030-audiocodecrtcti,twl4030-rtcâ bciti,twl4030-bciâ ží¬î ¸vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1° 'ÀÈ regulator-vdacti,twl4030-vdac°w@Èw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1°:�È0°Úöregulator-vmmc2ti,twl4030-vmmc2°:�È0°regulator-vusb1v5ti,twl4030-vusb1v5Úïregulator-vusb1v8ti,twl4030-vusb1v8Úðregulator-vusb3v1ti,twl4030-vusb3v1Úíregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2°w@Èw@regulator-vsimti,twl4030-vsim°w@È-ÆÀgpioti,twl4030-gpion~ Étwl4030-usbti,twl4030-usbâ ÕïãðñíÿÚ pwmti,twl4030-pwmpwmledti,twl4030-pwmledÚpwrbuttonti,twl4030-pwrbuttonâkeypadti,twl4030-keypadâ.madcti,twl4030-madcâAÚîi2c@48072000 ti,omap3-i2c‡H €â9+íi2c2 Sdisabledi2c@48060000 ti,omap3-i2c‡H€â=+íi2c3ndefault|ñN† eeprom@51 atmel,24c01‡QZlis33de@1dst,lis33dest,lis3lv02d‡cònó|Ž ² Ä Ö èö"1@O^xmx|Œ‹&š&©î Sdisabledmailbox@48094000ti,omap3-mailboxímailbox‡H @â¸ÄÖmbox-dsp è óspi@48098000ti,omap2-mcspi‡H €âA+ímcspi1þ@?#$%&'()* Dtx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi‡H  âB+ímcspi2þ ?+,-.Dtx0rx0tx1rx1spi@480b8000ti,omap2-mcspi‡H €â[+ímcspi3þ ?Dtx0rx0tx1rx1spi@480ba000ti,omap2-mcspi‡H  â0+ímcspi4þ?FGDtx0rx01w@480b2000 ti,omap3-1w‡H â:íhdq1wmmc@4809c000ti,omap3-hsmmc‡H ÀâSímmc1 ?=>Dtxrxôndefault|õ&ö2mmc@480b4000ti,omap3-hsmmc‡H @âVímmc2?/0Dtxrxndefault|÷&ø<ù2IVmmc@480ad000ti,omap3-hsmmc‡H Ðâ^ímmc3?MNDtxrx Sdisabledmmu@480bd400dti,omap2-iommu‡H Ô€âímmu_ispqÚ mmu@5d000000dti,omap2-iommu‡]€âímmu_iva Sdisabledwdt@48314000 ti,omap3-wdt‡H1@€ íwd_timer2mcbsp@48074000ti,omap3-mcbsp‡H@ÿ mpu â;< �commontxrx‘€ímcbsp1? Dtxrx‹ú’fck Sdisabledtarget-module@480a0000ti,sysc-omap2ti,sysc‡H <H @H D revsyscsyss$2‹û’ick+ ÷H rng@0 ti,omap2-rng‡ â4mcbsp@49022000ti,omap3-mcbsp‡I ÿI€ÿ  mpusidetoneâ>?�commontxrxsidetone‘ímcbsp2mcbsp2_sidetone?!"Dtxrx‹ü§’fckickSokayÚmcbsp@49024000ti,omap3-mcbsp‡I@ÿI ÿ  mpusidetoneâYZ�commontxrxsidetone‘€ímcbsp3mcbsp3_sidetone?Dtxrx‹ý¨’fckick Sdisabledmcbsp@49026000ti,omap3-mcbsp‡I`ÿ mpu â67 �commontxrx‘€ímcbsp4?Dtxrx‹þ’fck  Sdisabledmcbsp@48096000ti,omap3-mcbsp‡H `ÿ mpu âQR �commontxrx‘€ímcbsp5?Dtxrx‹ÿ’fck Sdisabledsham@480c3000ti,omap3-shamísham‡H 0dâ1?EDrxtarget-module@48318000ti,sysc-omap2-timerti,sysc‡H1€H1€H1€ revsyscsyss' $2‹²’fckick+ ÷H1€±Åtimer@0ti,omap3430-timer‡€‹’fckâ%ÐßïHtarget-module@49032000ti,sysc-omap2-timerti,sysc‡I I I  revsyscsyss' $2‹¦’fckick+ ÷I timer@0ti,omap3430-timer‡â&timer@49034000ti,omap3430-timer‡I@â'ítimer3timer@49036000ti,omap3430-timer‡I`â(ítimer4timer@49038000ti,omap3430-timer‡I€â)ítimer5timer@4903a000ti,omap3430-timer‡I â*ítimer6timer@4903c000ti,omap3430-timer‡IÀâ+ítimer7timer@4903e000ti,omap3430-timer‡Iàâ,ítimer8timer@49040000ti,omap3430-timer‡Iâ-ítimer9timer@48086000ti,omap3430-timer‡H`â.ítimer10timer@48088000ti,omap3430-timer‡H€â/ítimer11target-module@48304000ti,sysc-omap2-timerti,sysc‡H0@H0@H0@ revsyscsyss' $2‹±’fckick+ ÷H0@timer@0ti,omap3430-timer‡â_Ð usbhstll@48062000 ti,usbhs-tll‡H âN íusb_tll_hsusbhshost@48064000ti,usbhs-host‡H@ íusb_host_hs+÷ 0ehci-phyohci@48064400ti,ohci-omap3‡HDâL;ehci@48064800 ti,ehci-omap‡HHâMSgpmc@6e000000ti,omap3430-gpmcígpmc‡nÐâ?DrxtxXd+ n~0÷0+,Únand@0,0ti,omap2-nandvmicron,mt29c4g96maz ‡ â…”¦bch8¶ÇÕ,ç,ù",.(=6L@[RlR}(�+partition@0§SPL‡partition@80000§U-Boot‡partition@1c0000 §Environment‡$partition@280000§Kernel‡(€partition@780000 §Filesystem‡¨ethernet@gpmcsmsc,lan9221smsc,lan9115­¸ÇÕ*ç$ù  Ê=*Ø.$[<l6L$æ  �}* 1 K e u ƒ � ‡ÿ âethernet@4,0smsc,lan9221smsc,lan9115­¸ÇÕ*ç$ù  Ê=*Ø.$[<l6L$æ  �}* 1 K e u ƒ � ‡ÿ âusb_otg_hs@480ab000ti,omap3-musb‡H °â\]�mcdma íusb_otg_hs ¦ ± ¹  Â Ñ S  Ùusb2-phy ã2dss@48050000 ti,omap3-dss‡H Sdisabled ídss_core‹·’fck+÷dispc@48050400ti,omap3-dispc‡Hâ ídss_dispc‹·’fckencoder@4804fc00 ti,omap3-dsi‡HüHþ@Hÿ  protophypllâ Sdisabled ídss_dsi1‹·¶ ’fcksys_clk+encoder@48050800ti,omap3-rfbi‡H Sdisabled ídss_rfbi‹·¸’fckickencoder@48050c00ti,omap3-venc‡H  Sdisabled ídss_venc‹´µ’fcktv_dac_clkssi-controller@48058000 ti,omap3-ssiíssiSokay‡H€H� sysgddâG�gdd_mpu+÷ ‹€   ’ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port‡H H¨ txrxâCDssi-port@4805b000ti,omap3-ssi-port‡H°H¸ txrxâEFserial@49042000ti,omap3-uart‡I âP?QRDtxrxíuart4NÜlregulator-abb-mpu ti,abb-v1 ¡abb_mpu_iva+‡H0rðH0h base-addressint-address é‹"  ` #sO€7ÈûÚpinmux@480025a0 ti,omap3-padconfpinctrl-single‡H% \+þ 3Qÿndefault| pinmux_hsusb2_2_pins0†PRT V X Z Ú pinmux_w3cbw003c_2_pins†@Úisp@480bc000 ti,omap3-isp‡H ÀüH Øâ / šð 6àports+bandgap@48002524‡H%$ti,omap36xx-bandgap BÚtarget-module@480cb000ti,sysc-omap3630-srti,syscísmartreflex_core‡H °8 sysc $‹’fck+ ÷H °smartreflex@0ti,omap3-smartreflex-core‡âtarget-module@480c9000ti,sysc-omap3630-srti,syscísmartreflex_mpu_iva‡H �8 sysc $‹’fck+ ÷H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva‡âtarget-module@50000000ti,sysc-omap4ti,sysc‡PþPþ  revsysc ) $‹ã’fckick+ ÷Popp-tableoperating-points-v2-ti-cpušÚopp50-300000000 Xᣠ_ssssss mÿÿÿÿ ~opp100-600000000 X#ÃF _O€O€O€O€O€O€ mÿÿÿÿopp130-800000000 X/¯ _7È7È7È7È7È7È mÿÿÿÿopp1g-1000000000 X;šÊ _ûûûûûû mÿÿÿÿopp_supplyti,omap-opp-supply Šûthermal-zonescpu-thermal ¥ú »è ÉN  Ötripscpu_alert æ8€ òЂpassiveÚcpu_crit æ_� òÐ ‚criticalcooling-mapsmap0 ý ÿÿÿÿÿÿÿÿmemory@0{memory‡led-controller pwm-ledsled-1§overo:blue:COM w5”  %mmc0soundti,omap-twl4030 ;overo Dhsusb2_power_regregulator-fixed ¡hsusb2_vbus°LK@ÈLK@ M Rp cÚhsusb2_phyusb-nop-xceiv v ‚Úregulator-w3cbw003c-npoweronregulator-fixed¡regulator-w3cbw003c-npoweron°2Z È2Z  M cÚøregulator-w3cbw003c-wifi-nresetndefault|regulator-fixed ¡regulator-w3cbw003c-wifi-nreset°2Z È2Z  M R'Úùlis33-3v3-regregulator-fixed¡lis33-3v3-reg°2Z È2Z Úólis33-1v8-regregulator-fixed¡lis33-1v8-reg°w@Èw@Úòregulator-vddvarioregulator-fixed ¡vddvario �Úregulator-vdd33aregulator-fixed¡vdd33a �Ú compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicepwmsmax-brightnesslinux,default-triggerti,modelti,mcbspgpiostartup-delay-usenable-active-highreset-gpiosvcc-supplyregulator-always-on