Ð þíô8 x( | @Fgumstix,omap3-overo-gallop43gumstix,omap3-overoti,omap3430ti,omap3 +#7OMAP35xx Gumstix Overo on Gallop43chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpuˆŒ“cpuŸ“à­ÁÐpmu@54000000arm,cortex-a8-pmuˆT€Øãdebugsssocti,omap-inframpu ti,omap3-mpuãmpuiva ti,iva2.2ãivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busˆhØ +íãl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ íHscm@2000ti,omap3-scmsimple-busˆ + í pinmux@30 ti,omap3-padconfpinctrl-singleˆ08+ô)GÿddefaultrÐæpinmux_uart2_pins |<>@BÐåpinmux_i2c1_pins|ŠŒÐèpinmux_mmc1_pins0|Ð÷pinmux_mmc2_pins0|(*,.02Ðùpinmux_w3cbw003c_pins|„lÐpinmux_hsusb2_pins@|¤ ¦ ¨ ª ¬ ® Ž�Ðpinmux_twl4030_pins|°AÐépinmux_i2c3_pins|’”Ðïpinmux_uart3_pins|npÐçpinmux_dss_dpi_pinsà|¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚÐpinmux_lte430_pins|DÐpinmux_backlight_pins|FÐpinmux_mcspi1_pins |˜šœžÐòpinmux_ads7846_pins| Ðóscm_conf@270sysconsimple-busˆp0+ íp0Ðpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapˆ°�pbias_mmc_omap2430—pbias_mmc_omap2430¦w@¾-ÆÀÐöclocks+clock@68 ti,clkselˆhÖclock-mcbsp5-mux-fckÖti,composite-mux-clockãmcbsp5_mux_fckŒöÐ clock-mcbsp3-mux-fckÖti,composite-mux-clockãmcbsp3_mux_fckŒÐclock-mcbsp4-mux-fckÖti,composite-mux-clockãmcbsp4_mux_fckŒöÐmcbsp5_fckÖti,composite-clockŒ Ðclock@4 ti,clkselˆÖclock-mcbsp1-mux-fckÖti,composite-mux-clockãmcbsp1_mux_fckŒöÐ clock-mcbsp2-mux-fckÖti,composite-mux-clockãmcbsp2_mux_fckŒöÐmcbsp1_fckÖti,composite-clockŒ Ðümcbsp2_fckÖti,composite-clockŒ Ðþmcbsp3_fckÖti,composite-clockŒÐÿmcbsp4_fckÖti,composite-clockŒÐclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleˆ \+ô)Gÿpinmux_twl4030_vpins |Ðêtarget-module@480a6000ti,sysc-omap2ti,syscˆH `DH `HH `Lrevsyscsyss  (Œ“ick+ íH ` aes1@0 ti,omap3-aesˆPØ5  :txrxtarget-module@480c5000ti,sysc-omap2ti,syscˆH PDH PHH PLrevsyscsyss  (Œ“ick+ íH P aes2@0 ti,omap3-aesˆPØ5AB:txrxprm@48306000 ti,omap3-prmˆH0`@Ø clocks+virt_16_8m_ckÖ fixed-clockDYÐosc_sys_ck@d40Ö ti,mux-clockŒˆ @Ðsys_ck@1270Öti,divider-clockŒöTˆp_Ð!sys_clkout1@d70Öti,gate-clockŒˆ pödpll3_x2_ckÖfixed-factor-clockŒv�dpll3_m2x2_ckÖfixed-factor-clockŒv�Ð dpll4_x2_ckÖfixed-factor-clockŒv�corex2_fckÖfixed-factor-clockŒ v�Ð"wkup_l4_ickÖfixed-factor-clockŒ!v�Ðacorex2_d3_fckÖfixed-factor-clockŒ"v�Љcorex2_d5_fckÖfixed-factor-clockŒ"v�Њclockdomainscm@48004000 ti,omap3-cmˆH@@clocks+dummy_apb_pclkÖ fixed-clockDomap_32k_fckÖ fixed-clockD€ÐGvirt_12m_ckÖ fixed-clockD·Ðvirt_13m_ckÖ fixed-clockDÆ]@Ðvirt_19200000_ckÖ fixed-clockD$øÐvirt_26000000_ckÖ fixed-clockDŒº€Ðvirt_38_4m_ckÖ fixed-clockDIðÐdpll4_ck@d00Öti,omap3-dpll-per-clockŒ!!ˆ D 0Ðdpll4_m2_ck@d48Öti,divider-clockŒT?ˆ H_Ð#dpll4_m2x2_mul_ckÖfixed-factor-clockŒ#v�Ð$dpll4_m2x2_ck@d00Öti,gate-clockŒ$öˆ ‹Ð%omap_96m_alwon_fckÖfixed-factor-clockŒ%v�Ð1dpll3_ck@d00Öti,omap3-dpll-core-clockŒ!!ˆ @ 0Ðclock@1140 ti,clkselˆ@Öclock-dpll3-m3Öti,divider-clock ãdpll3_m3_ckŒöT_Ð+clock-dpll4-m6Öti,divider-clock ãdpll4_m6_ckŒöT?_Ð=clock-emu-src-muxÖ ti,mux-clockãemu_src_mux_ckŒ!&'(Ðuclock-pclk-fckÖti,divider-clock ãpclk_fckŒ)öT_clock-pclkx2-fckÖti,divider-clock ãpclkx2_fckŒ)öT_clock-atclk-fckÖti,divider-clock ãatclk_fckŒ)öT_clock-traceclk-src-fckÖ ti,mux-clockãtraceclk_src_fckŒ!&'(öÐ*clock-traceclk-fckÖti,divider-clock ãtraceclk_fckŒ*ö T_dpll3_m3x2_mul_ckÖfixed-factor-clockŒ+v�Ð,dpll3_m3x2_ck@d00Öti,gate-clockŒ,ö ˆ ‹Ð-emu_core_alwon_ckÖfixed-factor-clockŒ-v�Ð&sys_altclkÖ fixed-clockDÐ4mcbsp_clksÖ fixed-clockDÐcore_ckÖfixed-factor-clockŒv�Ð.dpll1_fck@940Öti,divider-clockŒ.öTˆ @_Ð/dpll1_ck@904Öti,omap3-dpll-clockŒ!/ˆ  $ @ 4Ðdpll1_x2_ckÖfixed-factor-clockŒv�Ð0dpll1_x2m2_ck@944Öti,divider-clockŒ0Tˆ D_ÐDcm_96m_fckÖfixed-factor-clockŒ1v�Ð2clock@d40 ti,clkselˆ @Öclock-dpll3-m2Öti,divider-clock ãdpll3_m2_ckŒöT_Ðclock-omap-96m-fckÖ ti,mux-clock ãomap_96m_fckŒ2!öÐXclock-omap-54m-fckÖ ti,mux-clock ãomap_54m_fckŒ34öÐ@clock-omap-48m-fckÖ ti,mux-clock ãomap_48m_fckŒ54öÐ8clock@e40 ti,clkselˆ@Öclock-dpll4-m3Öti,divider-clock ãdpll4_m3_ckŒöT _Ð6clock-dpll4-m4Öti,divider-clock ãdpll4_m4_ckŒT_Ð9dpll4_m3x2_mul_ckÖfixed-factor-clockŒ6v�Ð7dpll4_m3x2_ck@d00Öti,gate-clockŒ7öˆ ‹Ð3cm_96m_d2_fckÖfixed-factor-clockŒ2v�Ð5omap_12m_fckÖfixed-factor-clockŒ8v�ÐYdpll4_m4x2_mul_ckÖti,fixed-factor-clockŒ9¡¯¼Ð:dpll4_m4x2_ck@d00Öti,gate-clockŒ:öˆ ‹¼Ð]dpll4_m5_ck@f40Öti,divider-clockŒT?ˆ@_Ð;dpll4_m5x2_mul_ckÖti,fixed-factor-clockŒ;¡¯¼Ð<dpll4_m5x2_ck@d00Öti,gate-clockŒ<öˆ ‹¼Ðydpll4_m6x2_mul_ckÖfixed-factor-clockŒ=v�Ð>dpll4_m6x2_ck@d00Öti,gate-clockŒ>öˆ ‹Ð?emu_per_alwon_ckÖfixed-factor-clockŒ?v�Ð'clock@d70 ti,clkselˆ pÖclock-clkout2-src-gateÖ ti,composite-no-wait-gate-clockãclkout2_src_gate_ckŒ.öÐBclock-clkout2-src-muxÖti,composite-mux-clockãclkout2_src_mux_ckŒ.!2@ÐCclock-sys-clkout2Öti,divider-clock ãsys_clkout2ŒAöT@Ïclkout2_src_ckÖti,composite-clockŒBCÐAmpu_ckÖfixed-factor-clockŒDv�ÐEarm_fck@924Öti,divider-clockŒEˆ $Temu_mpu_alwon_ckÖfixed-factor-clockŒEv�Ð(clock@a40 ti,clkselˆ @Öclock-l3-ickÖti,divider-clockãl3_ickŒ.T_ÐFclock-l4-ickÖti,divider-clockãl4_ickŒFöT_ÐHclock-gpt10-mux-fckÖti,composite-mux-clockãgpt10_mux_fckŒG!öÐUclock-gpt11-mux-fckÖti,composite-mux-clockãgpt11_mux_fckŒG!öÐWclock-ssi-ssr-div-fck-3430es2Öti,composite-divider-clockãssi_ssr_div_fck_3430es2Œ"ö$åÐ~clock@c40 ti,clkselˆ @Öclock-rm-ickÖti,divider-clockãrm_ickŒHöT_clock-gpt1-mux-fckÖti,composite-mux-clock ãgpt1_mux_fckŒG!Ð`clock-usim-mux-fckÖti,composite-mux-clock ãusim_mux_fck(Œ!IJKLMNOPQö_Ђclock@a00 ti,clkselˆ Öclock-gpt10-gate-fckÖti,composite-gate-clockãgpt10_gate_fckŒ!ö ÐTclock-gpt11-gate-fckÖti,composite-gate-clockãgpt11_gate_fckŒ!ö ÐVclock-mmchs2-fckÖti,wait-gate-clock ãmmchs2_fckŒöзclock-mmchs1-fckÖti,wait-gate-clock ãmmchs1_fckŒöиclock-i2c3-fckÖti,wait-gate-clock ãi2c3_fckŒöйclock-i2c2-fckÖti,wait-gate-clock ãi2c2_fckŒöкclock-i2c1-fckÖti,wait-gate-clock ãi2c1_fckŒöлclock-mcbsp5-gate-fckÖti,composite-gate-clockãmcbsp5_gate_fckŒö Ð clock-mcbsp1-gate-fckÖti,composite-gate-clockãmcbsp1_gate_fckŒö Ð clock-mcspi4-fckÖti,wait-gate-clock ãmcspi4_fckŒRöмclock-mcspi3-fckÖti,wait-gate-clock ãmcspi3_fckŒRöнclock-mcspi2-fckÖti,wait-gate-clock ãmcspi2_fckŒRöоclock-mcspi1-fckÖti,wait-gate-clock ãmcspi1_fckŒRöпclock-uart2-fckÖti,wait-gate-clock ãuart2_fckŒRöÐÀclock-uart1-fckÖti,wait-gate-clock ãuart1_fckŒRö ÐÁclock-hdq-fckÖti,wait-gate-clockãhdq_fckŒSöÐÂclock-modem-fckÖti,omap3-interface-clock ãmodem_fckŒ!öÐÞclock-mspro-fckÖti,wait-gate-clock ãmspro_fckŒöclock-ssi-ssr-gate-fck-3430es2Ö ti,composite-no-wait-gate-clockãssi_ssr_gate_fck_3430es2Œ"öÐ}clock-mmchs3-fckÖti,wait-gate-clock ãmmchs3_fckŒöÐÚgpt10_fckÖti,composite-clockŒTUgpt11_fckÖti,composite-clockŒVWcore_96m_fckÖfixed-factor-clockŒXv�Ðcore_48m_fckÖfixed-factor-clockŒ8v�ÐRcore_12m_fckÖfixed-factor-clockŒYv�ÐScore_l3_ickÖfixed-factor-clockŒFv�ÐZclock@a10 ti,clkselˆ Öclock-sdrc-ickÖti,wait-gate-clock ãsdrc_ickŒZöÐ�clock-mmchs2-ickÖti,omap3-interface-clock ãmmchs2_ickŒ[öÐÃclock-mmchs1-ickÖti,omap3-interface-clock ãmmchs1_ickŒ[öÐÄclock-hdq-ickÖti,omap3-interface-clockãhdq_ickŒ[öÐÅclock-mcspi4-ickÖti,omap3-interface-clock ãmcspi4_ickŒ[öÐÆclock-mcspi3-ickÖti,omap3-interface-clock ãmcspi3_ickŒ[öÐÇclock-mcspi2-ickÖti,omap3-interface-clock ãmcspi2_ickŒ[öÐÈclock-mcspi1-ickÖti,omap3-interface-clock ãmcspi1_ickŒ[öÐÉclock-i2c3-ickÖti,omap3-interface-clock ãi2c3_ickŒ[öÐÊclock-i2c2-ickÖti,omap3-interface-clock ãi2c2_ickŒ[öÐËclock-i2c1-ickÖti,omap3-interface-clock ãi2c1_ickŒ[öÐÌclock-uart2-ickÖti,omap3-interface-clock ãuart2_ickŒ[öÐÍclock-uart1-ickÖti,omap3-interface-clock ãuart1_ickŒ[ö ÐÎclock-gpt11-ickÖti,omap3-interface-clock ãgpt11_ickŒ[ö ÐÏclock-gpt10-ickÖti,omap3-interface-clock ãgpt10_ickŒ[ö ÐÐclock-mcbsp5-ickÖti,omap3-interface-clock ãmcbsp5_ickŒ[ö ÐÑclock-mcbsp1-ickÖti,omap3-interface-clock ãmcbsp1_ickŒ[ö ÐÒclock-omapctrl-ickÖti,omap3-interface-clock ãomapctrl_ickŒ[öÐÓclock-aes2-ickÖti,omap3-interface-clock ãaes2_ickŒ[öÐclock-sha12-ickÖti,omap3-interface-clock ãsha12_ickŒ[öÐÔclock-icr-ickÖti,omap3-interface-clockãicr_ickŒ[öclock-des2-ickÖti,omap3-interface-clock ãdes2_ickŒ[öclock-mspro-ickÖti,omap3-interface-clock ãmspro_ickŒ[öclock-mailboxes-ickÖti,omap3-interface-clockãmailboxes_ickŒ[öclock-sad2d-ickÖti,omap3-interface-clock ãsad2d_ickŒFöÐßclock-hsotgusb-ick-3430es2Ö"ti,omap3-hsotgusb-interface-clockãhsotgusb_ick_3430es2ŒZöÐŽclock-ssi-ick-3430es2Öti,omap3-ssi-interface-clockãssi_ick_3430es2Œ\öÐ clock-mmchs3-ickÖti,omap3-interface-clock ãmmchs3_ickŒ[öÐÙgpmc_fckÖfixed-factor-clockŒZv�core_l4_ickÖfixed-factor-clockŒHv�Ð[clock@e00 ti,clkselˆÖclock-dss-tv-fckÖti,gate-clock ãdss_tv_fckŒ@öвclock-dss-96m-fckÖti,gate-clock ãdss_96m_fckŒXöгclock-dss2-alwon-fckÖti,gate-clockãdss2_alwon_fckŒ!öдclock-dss1-alwon-fck-3430es2Öti,dss-gate-clockãdss1_alwon_fck_3430es2Œ]ö¼еdummy_ckÖ fixed-clockDclock@c00 ti,clkselˆ Öclock-gpt1-gate-fckÖti,composite-gate-clockãgpt1_gate_fckŒ!öÐ_clock-gpio1-dbckÖti,gate-clock ãgpio1_dbckŒ^öЩclock-wdt2-fckÖti,wait-gate-clock ãwdt2_fckŒ^öЪclock-sr1-fckÖti,wait-gate-clockãsr1_fckŒ!öÐclock-sr2-fckÖti,wait-gate-clockãsr2_fckŒ!öÐclock-usim-gate-fckÖti,composite-gate-clockãusim_gate_fckŒXö Ð�gpt1_fckÖti,composite-clockŒ_`Ðwkup_32k_fckÖfixed-factor-clockŒGv�Ð^clock@c10 ti,clkselˆ Öclock-wdt2-ickÖti,omap3-interface-clock ãwdt2_ickŒaöЫclock-wdt1-ickÖti,omap3-interface-clock ãwdt1_ickŒaöЬclock-gpio1-ickÖti,omap3-interface-clock ãgpio1_ickŒaöЭclock-omap-32ksync-ickÖti,omap3-interface-clockãomap_32ksync_ickŒaöЮclock-gpt12-ickÖti,omap3-interface-clock ãgpt12_ickŒaöЯclock-gpt1-ickÖti,omap3-interface-clock ãgpt1_ickŒaöаclock-usim-ickÖti,omap3-interface-clock ãusim_ickŒaö бper_96m_fckÖfixed-factor-clockŒ1v�Ðper_48m_fckÖfixed-factor-clockŒ8v�Ðbclock@1000 ti,clkselˆÖclock-uart3-fckÖti,wait-gate-clock ãuart3_fckŒbö Ð�clock-gpt2-gate-fckÖti,composite-gate-clockãgpt2_gate_fckŒ!öÐdclock-gpt3-gate-fckÖti,composite-gate-clockãgpt3_gate_fckŒ!öÐfclock-gpt4-gate-fckÖti,composite-gate-clockãgpt4_gate_fckŒ!öÐhclock-gpt5-gate-fckÖti,composite-gate-clockãgpt5_gate_fckŒ!öÐjclock-gpt6-gate-fckÖti,composite-gate-clockãgpt6_gate_fckŒ!öÐlclock-gpt7-gate-fckÖti,composite-gate-clockãgpt7_gate_fckŒ!öÐnclock-gpt8-gate-fckÖti,composite-gate-clockãgpt8_gate_fckŒ!ö Ðpclock-gpt9-gate-fckÖti,composite-gate-clockãgpt9_gate_fckŒ!ö Ðrclock-gpio6-dbckÖti,gate-clock ãgpio6_dbckŒcöÐ�clock-gpio5-dbckÖti,gate-clock ãgpio5_dbckŒcöБclock-gpio4-dbckÖti,gate-clock ãgpio4_dbckŒcöÐ’clock-gpio3-dbckÖti,gate-clock ãgpio3_dbckŒcöГclock-gpio2-dbckÖti,gate-clock ãgpio2_dbckŒcö Дclock-wdt3-fckÖti,wait-gate-clock ãwdt3_fckŒcö Еclock-mcbsp2-gate-fckÖti,composite-gate-clockãmcbsp2_gate_fckŒöÐ clock-mcbsp3-gate-fckÖti,composite-gate-clockãmcbsp3_gate_fckŒöÐclock-mcbsp4-gate-fckÖti,composite-gate-clockãmcbsp4_gate_fckŒöÐclock@1040 ti,clkselˆ@Öclock-gpt2-mux-fckÖti,composite-mux-clock ãgpt2_mux_fckŒG!Ðeclock-gpt3-mux-fckÖti,composite-mux-clock ãgpt3_mux_fckŒG!öÐgclock-gpt4-mux-fckÖti,composite-mux-clock ãgpt4_mux_fckŒG!öÐiclock-gpt5-mux-fckÖti,composite-mux-clock ãgpt5_mux_fckŒG!öÐkclock-gpt6-mux-fckÖti,composite-mux-clock ãgpt6_mux_fckŒG!öÐmclock-gpt7-mux-fckÖti,composite-mux-clock ãgpt7_mux_fckŒG!öÐoclock-gpt8-mux-fckÖti,composite-mux-clock ãgpt8_mux_fckŒG!öÐqclock-gpt9-mux-fckÖti,composite-mux-clock ãgpt9_mux_fckŒG!öÐsgpt2_fckÖti,composite-clockŒdeÐgpt3_fckÖti,composite-clockŒfggpt4_fckÖti,composite-clockŒhigpt5_fckÖti,composite-clockŒjkgpt6_fckÖti,composite-clockŒlmgpt7_fckÖti,composite-clockŒnogpt8_fckÖti,composite-clockŒpqgpt9_fckÖti,composite-clockŒrsper_32k_alwon_fckÖfixed-factor-clockŒGv�Ðcper_l4_ickÖfixed-factor-clockŒHv�Ðtclock@1010 ti,clkselˆÖclock-gpio6-ickÖti,omap3-interface-clock ãgpio6_ickŒtöЖclock-gpio5-ickÖti,omap3-interface-clock ãgpio5_ickŒtöЗclock-gpio4-ickÖti,omap3-interface-clock ãgpio4_ickŒtöИclock-gpio3-ickÖti,omap3-interface-clock ãgpio3_ickŒtöЙclock-gpio2-ickÖti,omap3-interface-clock ãgpio2_ickŒtö Кclock-wdt3-ickÖti,omap3-interface-clock ãwdt3_ickŒtö Лclock-uart3-ickÖti,omap3-interface-clock ãuart3_ickŒtö Мclock-uart4-ickÖti,omap3-interface-clock ãuart4_ickŒtöÐ�clock-gpt9-ickÖti,omap3-interface-clock ãgpt9_ickŒtö Оclock-gpt8-ickÖti,omap3-interface-clock ãgpt8_ickŒtö Пclock-gpt7-ickÖti,omap3-interface-clock ãgpt7_ickŒtöРclock-gpt6-ickÖti,omap3-interface-clock ãgpt6_ickŒtöСclock-gpt5-ickÖti,omap3-interface-clock ãgpt5_ickŒtöТclock-gpt4-ickÖti,omap3-interface-clock ãgpt4_ickŒtöУclock-gpt3-ickÖti,omap3-interface-clock ãgpt3_ickŒtöФclock-gpt2-ickÖti,omap3-interface-clock ãgpt2_ickŒtöÐ¥clock-mcbsp2-ickÖti,omap3-interface-clock ãmcbsp2_ickŒtöЦclock-mcbsp3-ickÖti,omap3-interface-clock ãmcbsp3_ickŒtöЧclock-mcbsp4-ickÖti,omap3-interface-clock ãmcbsp4_ickŒtöШemu_src_ckÖti,clkdm-gate-clockŒuÐ)secure_32k_fckÖ fixed-clockD€Ðvgpt12_fckÖfixed-factor-clockŒvv�Ðwdt1_fckÖfixed-factor-clockŒvv�security_l4_ick2Öfixed-factor-clockŒHv�Ðwclock@a14 ti,clkselˆ Öclock-aes1-ickÖti,omap3-interface-clock ãaes1_ickŒwöÐclock-rng-ickÖti,omap3-interface-clockãrng_ickŒwöÐýclock-sha11-ickÖti,omap3-interface-clock ãsha11_ickŒwöclock-des1-ickÖti,omap3-interface-clock ãdes1_ickŒwöclock-pka-ickÖti,omap3-interface-clockãpka_ickŒxöclock@f00 ti,clkselˆÖclock-cam-mclkÖti,gate-clock ãcam_mclkŒyö¼clock-csi2-96m-fckÖti,gate-clock ãcsi2_96m_fckŒöÐÜcam_ick@f10Ö!ti,omap3-no-wait-interface-clockŒHˆöÐÛsecurity_l3_ickÖfixed-factor-clockŒFv�Ðxssi_l4_ickÖfixed-factor-clockŒHv�Ð\sr_l4_ickÖfixed-factor-clockŒHv�dpll2_fck@40Öti,divider-clockŒ.öTˆ@_Ðzdpll2_ck@4Öti,omap3-dpll-clockŒ!zˆ$@4ñ Ð{dpll2_m2_ck@44Öti,divider-clockŒ{TˆD_Ð|iva2_ck@0Öti,wait-gate-clockŒ|ˆöÐÝclock@a18 ti,clkselˆ Öclock-mad2d-ickÖti,omap3-interface-clock ãmad2d_ickŒFöÐàclock-usbtll-ickÖti,omap3-interface-clock ãusbtll_ickŒ[öÐØssi_ssr_fck_3430es2Öti,composite-clockŒ}~Ðssi_sst_fck_3430es2Öfixed-factor-clockŒv�Ð sys_d2_ckÖfixed-factor-clockŒ!v�ÐIomap_96m_d2_fckÖfixed-factor-clockŒXv�ÐJomap_96m_d4_fckÖfixed-factor-clockŒXv�ÐKomap_96m_d8_fckÖfixed-factor-clockŒXv�ÐLomap_96m_d10_fckÖfixed-factor-clockŒXv� ÐMdpll5_m2_d4_ckÖfixed-factor-clockŒ€v�ÐNdpll5_m2_d8_ckÖfixed-factor-clockŒ€v�ÐOdpll5_m2_d16_ckÖfixed-factor-clockŒ€v�ÐPdpll5_m2_d20_ckÖfixed-factor-clockŒ€v�ÐQusim_fckÖti,composite-clockŒ�‚dpll5_ck@d04Öti,omap3-dpll-clockŒ!!ˆ  $ L 4ñЃdpll5_m2_ck@d50Öti,divider-clockŒƒTˆ P_Ѐsgx_gate_fck@b00Öti,composite-gate-clockŒ.öˆ Ћcore_d3_ckÖfixed-factor-clockŒ.v�Єcore_d4_ckÖfixed-factor-clockŒ.v�Ð…core_d6_ckÖfixed-factor-clockŒ.v�Іomap_192m_alwon_fckÖfixed-factor-clockŒ%v�Їcore_d2_ckÖfixed-factor-clockŒ.v�Јsgx_mux_fck@b40Öti,composite-mux-clock Œ„…†2‡ˆ‰Šˆ @ÐŒsgx_fckÖti,composite-clockŒ‹ŒÐsgx_ick@b10Öti,wait-gate-clockŒFˆ öÐácpefuse_fck@a08Öti,gate-clockŒ!ˆ öÐÕts_fck@a08Öti,gate-clockŒGˆ öÐÖusbtll_fck@a08Öti,wait-gate-clockŒ€ˆ öÐ×dss_ick_3430es2@e10Öti,omap3-dss-interface-clockŒHˆöжusbhost_120m_fck@1400Öti,gate-clockŒ€ˆöÐâusbhost_48m_fck@1400Öti,dss-gate-clockŒ8ˆöÐãusbhost_ick@1410Öti,omap3-dss-interface-clockŒHˆöÐäclockdomainscore_l3_clkdmti,clockdomainŒ�Ždpll3_clkdmti,clockdomainŒdpll1_clkdmti,clockdomainŒper_clkdmti,clockdomainhŒ��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨emu_clkdmti,clockdomainŒ)dpll4_clkdmti,clockdomainŒwkup_clkdmti,clockdomain$Œ©ª«¬­®¯°±dss_clkdmti,clockdomainŒ²³´µ¶core_l4_clkdmti,clockdomain”Œ·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚcam_clkdmti,clockdomainŒÛÜiva2_clkdmti,clockdomainŒÝdpll2_clkdmti,clockdomainŒ{d2d_clkdmti,clockdomain ŒÞßàdpll5_clkdmti,clockdomainŒƒsgx_clkdmti,clockdomainŒáusbhost_clkdmti,clockdomain Œâãätarget-module@48320000ti,sysc-omap2ti,syscˆH2H2 revsyscŒ^®“fckick+ íH2counter@0ti,omap-counter32kˆ interrupt-controller@48200000ti,omap3-intcˆH Ðtarget-module@48056000ti,sysc-omap2ti,syscˆH`H`,H`(revsyscsyss #  (ŒZ“ick+ íH`dma-controller@0ti,omap3430-sdmati,omap-sdmaˆØ -8 E`Ðgpio@48310000ti,omap3-gpioˆH1Øãgpio1RdtÐgpio@49050000ti,omap3-gpioˆIØãgpio2dtÐgpio@49052000ti,omap3-gpioˆI Øãgpio3dtgpio@49054000ti,omap3-gpioˆI@Ø ãgpio4dtÐõgpio@49056000ti,omap3-gpioˆI`Ø!ãgpio5dtÐgpio@49058000ti,omap3-gpioˆI€Ø"ãgpio6dtÐserial@4806a000ti,omap3-uartˆH  €H512:txrxãuart1DÜlserial@4806c000ti,omap3-uartˆHÀ€I534:txrxãuart2DÜlddefaultråserial@49020000ti,omap3-uartˆI€Jæn556:txrxãuart3DÜlddefaultrçi2c@48070000 ti,omap3-i2cˆH€Ø8+ãi2c1ddefaultrèD'¬@twl@48ˆHØ  ti,twl4030ddefaultréêaudioti,twl4030-audiocodecrtcti,twl4030-rtcØ bciti,twl4030-bciØ ”ë¢ì ®vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1¦ 'À¾ regulator-vdacti,twl4030-vdac¦w@¾w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1¦:�¾0°Ðøregulator-vmmc2ti,twl4030-vmmc2¦:�¾0°regulator-vusb1v5ti,twl4030-vusb1v5Ðíregulator-vusb1v8ti,twl4030-vusb1v8Ðîregulator-vusb3v1ti,twl4030-vusb3v1Ðëregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2¦w@¾w@¿regulator-vsimti,twl4030-vsim¦w@¾-ÆÀgpioti,twl4030-gpiodtÓtwl4030-usbti,twl4030-usbØ ßííîûë Ðpwmti,twl4030-pwmpwmledti,twl4030-pwmledÐpwrbuttonti,twl4030-pwrbuttonØkeypadti,twl4030-keypadØ(8madcti,twl4030-madcØKÐìi2c@48072000 ti,omap3-i2cˆH €Ø9+ãi2c2 ]disabledi2c@48060000 ti,omap3-i2cˆH€Ø=+ãi2c3ddefaultrïD† eeprom@51 atmel,24c01ˆQdlis33de@1dst,lis33dest,lis3lv02dˆmðxñ†˜ª¼ Î à ò,;JYhxwx†Œ•&¤&³îmailbox@48094000ti,omap3-mailboxãmailboxˆH @ØÂÎàmbox-dsp ò ýspi@48098000ti,omap2-mcspiˆH €ØA+ãmcspi1@5#$%&'()* :tx0rx0tx1rx1tx2rx2tx3rx3ddefaultròads7846@0ddefaultró ti,ads7846ôˆ!ã` õØ 3õ@IÿR[ÿd´tÿ„spi@4809a000ti,omap2-mcspiˆH  ØB+ãmcspi2 5+,-.:tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiˆH €Ø[+ãmcspi3 5:tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiˆH  Ø0+ãmcspi45FG:tx0rx01w@480b2000 ti,omap3-1wˆH Ø:ãhdq1wmmc@4809c000ti,omap3-hsmmcˆH ÀØSãmmc1’5=>:txrxŸöddefaultr÷¬ø¸mmc@480b4000ti,omap3-hsmmcˆH @ØVãmmc25/0:txrxddefaultrù¬úÂû¸ÏÜmmc@480ad000ti,omap3-hsmmcˆH ÐØ^ãmmc35MN:txrx ]disabledmmu@480bd400êti,omap2-iommuˆH Ô€Øãmmu_isp÷Ð mmu@5d000000êti,omap2-iommuˆ]€Øãmmu_iva ]disabledwdt@48314000 ti,omap3-wdtˆH1@€ ãwd_timer2mcbsp@48074000ti,omap3-mcbspˆH@ÿmpu Ø;< commontxrx€ãmcbsp15 :txrxŒü“fck ]disabledtarget-module@480a0000ti,sysc-omap2ti,syscˆH <H @H Drevsyscsyss (Œý“ick+ íH rng@0 ti,omap2-rngˆ Ø4mcbsp@49022000ti,omap3-mcbspˆI ÿI€ÿ mpusidetoneØ>?commontxrxsidetoneãmcbsp2mcbsp2_sidetone5!":txrxŒþ¦“fckick]okayÐmcbsp@49024000ti,omap3-mcbspˆI@ÿI ÿ mpusidetoneØYZcommontxrxsidetone€ãmcbsp3mcbsp3_sidetone5:txrxŒÿ§“fckick ]disabledmcbsp@49026000ti,omap3-mcbspˆI`ÿmpu Ø67 commontxrx€ãmcbsp45:txrxŒ“fck& ]disabledmcbsp@48096000ti,omap3-mcbspˆH `ÿmpu ØQR commontxrx€ãmcbsp55:txrxŒ“fck ]disabledsham@480c3000ti,omap3-shamãshamˆH 0dØ15E:rxtarget-module@48318000ti,sysc-omap2-timerti,syscˆH1€H1€H1€revsyscsyss ' (Œ°“fckick+ íH1€7Ktimer@0ti,omap3430-timerˆ€Œ“fckØ%VeuGtarget-module@49032000ti,sysc-omap2-timerti,syscˆI I I revsyscsyss ' (Œ¥“fckick+ íI timer@0ti,omap3430-timerˆØ&timer@49034000ti,omap3430-timerˆI@Ø'ãtimer3timer@49036000ti,omap3430-timerˆI`Ø(ãtimer4timer@49038000ti,omap3430-timerˆI€Ø)ãtimer5Œtimer@4903a000ti,omap3430-timerˆI Ø*ãtimer6Œtimer@4903c000ti,omap3430-timerˆIÀØ+ãtimer7Œtimer@4903e000ti,omap3430-timerˆIàØ,ãtimer8™Œtimer@49040000ti,omap3430-timerˆIØ-ãtimer9™timer@48086000ti,omap3430-timerˆH`Ø.ãtimer10™timer@48088000ti,omap3430-timerˆH€Ø/ãtimer11™target-module@48304000ti,sysc-omap2-timerti,syscˆH0@H0@H0@revsyscsyss ' (Œ¯“fckick+ íH0@timer@0ti,omap3430-timerˆØ_V¦usbhstll@48062000 ti,usbhs-tllˆH ØN ãusb_tll_hsusbhshost@48064000ti,usbhs-hostˆH@ ãusb_host_hs+í ¶ehci-phy ]disabledohci@48064400ti,ohci-omap3ˆHDØLÁehci@48064800 ti,ehci-omapˆHHØMÙgpmc@6e000000ti,omap3430-gpmcãgpmcˆnÐØ5:rxtxÞê+dt0í0+,Ðnand@0,0ti,omap2-nandümicron,mt29c4g96maz ˆ Ø ,bch8<M[,m,Ž"¡,´(Ã6Ò@áRòR ( +partition@0 -SPLˆpartition@80000 -U-Bootˆpartition@1c0000 -Environmentˆ$partition@280000 -Kernelˆ(€partition@780000 -Filesystemˆ¨usb_otg_hs@480ab000ti,omap3-musbˆH °Ø\]mcdma ãusb_otg_hs 3 > F  O ^Ù fusb2-phy  p2dss@48050000 ti,omap3-dssˆH]okay ãdss_coreŒµ“fck+íddefaultrdispc@48050400ti,omap3-dispcˆHØ ãdss_dispcŒµ“fckencoder@4804fc00 ti,omap3-dsiˆHüHþ@Hÿ protophypllØ ]disabled ãdss_dsi1Œµ´ “fcksys_clk+encoder@48050800ti,omap3-rfbiˆH ]disabled ãdss_rfbiŒµ¶“fckickencoder@48050c00ti,omap3-vencˆH  ]disabled ãdss_vencŒ²“fckportendpoint v  †Ðssi-controller@48058000 ti,omap3-ssiãssi]okayˆH€H�sysgddØGgdd_mpu+í Œ   “ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portˆH H¨txrxØCDssi-port@4805b000ti,omap3-ssi-portˆH°H¸txrxØEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleˆH%Ø$+ô)Gÿddefaultr pinmux_hsusb2_2_pins0|   " Ð pinmux_w3cbw003c_2_pins|Ðpinmux_led_pins|Ð pinmux_button_pins|Ð!isp@480bc000 ti,omap3-ispˆH ÀüH Ø|Ø ‘ �l ˜Öports+bandgap@48002524ˆH%$ti,omap34xx-bandgap ¤Ðtarget-module@480cb000ti,sysc-omap3430-srti,syscãsmartreflex_coreˆH °$sysc Œ“fck+ íH °smartreflex@0ti,omap3-smartreflex-coreˆØtarget-module@480c9000ti,sysc-omap3430-srti,syscãsmartreflex_mpu_ivaˆH �$sysc Œ“fck+ íH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaˆØtarget-module@50000000ti,sysc-omap2ti,syscˆPrevŒá“fckick+ íP@opp-tableoperating-points-v2-ti-cpu�Ðopp1-125000000 ºsY@ Áà˜à˜à˜ Ïÿÿÿÿopp2-250000000 ºæ²€ Ág8g8g8 Ïÿÿÿÿ àopp3-500000000 ºÍe ÁO€O€O€ Ïÿÿÿÿopp4-550000000 º ÈU€ Átxtxtx Ïÿÿÿÿopp5-600000000 º#ÃF Á™p™p™p Ïÿÿÿÿopp6-720000000 º*êT Á™p™p™p Ïÿÿÿÿ ìthermal-zonescpu-thermal ÷ú è N  (tripscpu_alert 88€ DЃpassiveÐcpu_crit 8_� DÐ ƒcriticalcooling-mapsmap0 O Tÿÿÿÿÿÿÿÿmemory@0|memoryˆled-controller pwm-ledsled-1 -overo:blue:COM cw5” h wmmc0soundti,omap-twl4030 �overo –hsusb2_power_regregulator-fixed —hsusb2_vbus¦LK@¾LK@ ; Ÿp °Ðhsusb2_phyusb-nop-xceiv ÃÐregulator-w3cbw003c-npoweronregulator-fixed—regulator-w3cbw003c-npoweron¦2Z ¾2Z  ; °Ðúregulator-w3cbw003c-wifi-nresetddefaultrregulator-fixed —regulator-w3cbw003c-wifi-nreset¦2Z ¾2Z  ; Ÿ'Ðûlis33-3v3-regregulator-fixed—lis33-3v3-reg¦2Z ¾2Z Ðñlis33-1v8-regregulator-fixed—lis33-1v8-reg¦w@¾w@Ððdisplaysamsung,lte430wq-f0cpanel-dpi -lcd43ddefaultr Ïportendpoint vÐ panel-timingDŒa€ Üà ä ì ù )   (  2 ? L Vads7846-regregulator-fixed —ads7846-reg¦2Z ¾2Z Ðôbacklightgpio-backlightddefaultr É fleds gpio-ledsddefaultr heartbeat -overo:red:gpio21 É wheartbeatgpio22 -overo:blue:gpio22 Égpio_keys gpio-keysddefaultr!+button0 -button0 q É„button1 -button1 q É„ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxwakeup-sourceti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicepwmsmax-brightnesslinux,default-triggerti,modelti,mcbspstartup-delay-usenable-active-highreset-gpiosenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-onlinux,code