Ð þí h8ü( lÄ"ti,omap3-ldpti,omap3430ti,omap3 +!7TI OMAP3430 LDP (Zoom1 Labrador)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpuˆŒ“cpuŸ“à­ÁÐÜ pmu@54000000arm,cortex-a8-pmuˆT€äïdebugsssocti,omap-inframpu ti,omap3-mpuïmpuiva ti,iva2.2ïivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busˆhä +ùïl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ùHscm@2000ti,omap3-scmsimple-busˆ + ù pinmux@30 ti,omap3-padconfpinctrl-singleˆ08+ 5SÿÜåpinmux_twl4030_pinsp°AÜæpinmux_gpio_key_pinsHpêìîðòôöøúÜ pinmux_musb_pins`prz|~€‚„†ˆvxtÜþpinmux_mmc1_pins0pÜðscm_conf@270sysconsimple-busˆp0+ ùp0Üpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapˆ°„pbias_mmc_omap2430‹pbias_mmc_omap2430šw@²-ÆÀÜîclocks+clock@68 ti,clkselˆhÊclock-mcbsp5-mux-fckÊti,composite-mux-clock×mcbsp5_mux_fckŒêÜ clock-mcbsp3-mux-fckÊti,composite-mux-clock×mcbsp3_mux_fckŒÜclock-mcbsp4-mux-fckÊti,composite-mux-clock×mcbsp4_mux_fckŒêÜmcbsp5_fckÊti,composite-clockŒ Üöclock@4 ti,clkselˆÊclock-mcbsp1-mux-fckÊti,composite-mux-clock×mcbsp1_mux_fckŒêÜ clock-mcbsp2-mux-fckÊti,composite-mux-clock×mcbsp2_mux_fckŒêÜmcbsp1_fckÊti,composite-clockŒ Üñmcbsp2_fckÊti,composite-clockŒ Üómcbsp3_fckÊti,composite-clockŒÜômcbsp4_fckÊti,composite-clockŒÜõclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleˆ \+ 5Sÿpinmux_twl4030_vpins pÜçtarget-module@480a6000ti,sysc-omap2ti,syscˆH `DH `HH `L÷revsyscsyss Œ“ick+ ùH ` aes1@0 ti,omap3-aesˆPä)  .txrxtarget-module@480c5000ti,sysc-omap2ti,syscˆH PDH PHH PL÷revsyscsyss Œ“ick+ ùH P aes2@0 ti,omap3-aesˆPä)AB.txrxprm@48306000 ti,omap3-prmˆH0`@ä clocks+virt_16_8m_ckÊ fixed-clock8YÜosc_sys_ck@d40Ê ti,mux-clockŒˆ @Üsys_ck@1270Êti,divider-clockŒêHˆpSÜ!sys_clkout1@d70Êti,gate-clockŒˆ pêdpll3_x2_ckÊfixed-factor-clockŒjudpll3_m2x2_ckÊfixed-factor-clockŒjuÜ dpll4_x2_ckÊfixed-factor-clockŒjucorex2_fckÊfixed-factor-clockŒ juÜ"wkup_l4_ickÊfixed-factor-clockŒ!juÜacorex2_d3_fckÊfixed-factor-clockŒ"ju܉corex2_d5_fckÊfixed-factor-clockŒ"juÜŠclockdomainscm@48004000 ti,omap3-cmˆH@@clocks+dummy_apb_pclkÊ fixed-clock8omap_32k_fckÊ fixed-clock8€ÜGvirt_12m_ckÊ fixed-clock8·Üvirt_13m_ckÊ fixed-clock8Æ]@Üvirt_19200000_ckÊ fixed-clock8$øÜvirt_26000000_ckÊ fixed-clock8Œº€Üvirt_38_4m_ckÊ fixed-clock8IðÜdpll4_ck@d00Êti,omap3-dpll-per-clockŒ!!ˆ D 0Üdpll4_m2_ck@d48Êti,divider-clockŒH?ˆ HSÜ#dpll4_m2x2_mul_ckÊfixed-factor-clockŒ#juÜ$dpll4_m2x2_ck@d00Êti,gate-clockŒ$êˆ Ü%omap_96m_alwon_fckÊfixed-factor-clockŒ%juÜ1dpll3_ck@d00Êti,omap3-dpll-core-clockŒ!!ˆ @ 0Üclock@1140 ti,clkselˆ@Êclock-dpll3-m3Êti,divider-clock ×dpll3_m3_ckŒêHSÜ+clock-dpll4-m6Êti,divider-clock ×dpll4_m6_ckŒêH?SÜ=clock-emu-src-muxÊ ti,mux-clock×emu_src_mux_ckŒ!&'(Üuclock-pclk-fckÊti,divider-clock ×pclk_fckŒ)êHSclock-pclkx2-fckÊti,divider-clock ×pclkx2_fckŒ)êHSclock-atclk-fckÊti,divider-clock ×atclk_fckŒ)êHSclock-traceclk-src-fckÊ ti,mux-clock×traceclk_src_fckŒ!&'(êÜ*clock-traceclk-fckÊti,divider-clock ×traceclk_fckŒ*ê HSdpll3_m3x2_mul_ckÊfixed-factor-clockŒ+juÜ,dpll3_m3x2_ck@d00Êti,gate-clockŒ,ê ˆ Ü-emu_core_alwon_ckÊfixed-factor-clockŒ-juÜ&sys_altclkÊ fixed-clock8Ü4mcbsp_clksÊ fixed-clock8Ücore_ckÊfixed-factor-clockŒjuÜ.dpll1_fck@940Êti,divider-clockŒ.êHˆ @SÜ/dpll1_ck@904Êti,omap3-dpll-clockŒ!/ˆ  $ @ 4Üdpll1_x2_ckÊfixed-factor-clockŒjuÜ0dpll1_x2m2_ck@944Êti,divider-clockŒ0Hˆ DSÜDcm_96m_fckÊfixed-factor-clockŒ1juÜ2clock@d40 ti,clkselˆ @Êclock-dpll3-m2Êti,divider-clock ×dpll3_m2_ckŒêHSÜclock-omap-96m-fckÊ ti,mux-clock ×omap_96m_fckŒ2!êÜXclock-omap-54m-fckÊ ti,mux-clock ×omap_54m_fckŒ34êÜ@clock-omap-48m-fckÊ ti,mux-clock ×omap_48m_fckŒ54êÜ8clock@e40 ti,clkselˆ@Êclock-dpll4-m3Êti,divider-clock ×dpll4_m3_ckŒêH SÜ6clock-dpll4-m4Êti,divider-clock ×dpll4_m4_ckŒHSÜ9dpll4_m3x2_mul_ckÊfixed-factor-clockŒ6juÜ7dpll4_m3x2_ck@d00Êti,gate-clockŒ7êˆ Ü3cm_96m_d2_fckÊfixed-factor-clockŒ2juÜ5omap_12m_fckÊfixed-factor-clockŒ8juÜYdpll4_m4x2_mul_ckÊti,fixed-factor-clockŒ9•£°Ü:dpll4_m4x2_ck@d00Êti,gate-clockŒ:êˆ °Ü]dpll4_m5_ck@f40Êti,divider-clockŒH?ˆ@SÜ;dpll4_m5x2_mul_ckÊti,fixed-factor-clockŒ;•£°Ü<dpll4_m5x2_ck@d00Êti,gate-clockŒ<êˆ °Üydpll4_m6x2_mul_ckÊfixed-factor-clockŒ=juÜ>dpll4_m6x2_ck@d00Êti,gate-clockŒ>êˆ Ü?emu_per_alwon_ckÊfixed-factor-clockŒ?juÜ'clock@d70 ti,clkselˆ pÊclock-clkout2-src-gateÊ ti,composite-no-wait-gate-clock×clkout2_src_gate_ckŒ.êÜBclock-clkout2-src-muxÊti,composite-mux-clock×clkout2_src_mux_ckŒ.!2@ÜCclock-sys-clkout2Êti,divider-clock ×sys_clkout2ŒAêH@Ãclkout2_src_ckÊti,composite-clockŒBCÜAmpu_ckÊfixed-factor-clockŒDjuÜEarm_fck@924Êti,divider-clockŒEˆ $Hemu_mpu_alwon_ckÊfixed-factor-clockŒEjuÜ(clock@a40 ti,clkselˆ @Êclock-l3-ickÊti,divider-clock×l3_ickŒ.HSÜFclock-l4-ickÊti,divider-clock×l4_ickŒFêHSÜHclock-gpt10-mux-fckÊti,composite-mux-clock×gpt10_mux_fckŒG!êÜUclock-gpt11-mux-fckÊti,composite-mux-clock×gpt11_mux_fckŒG!êÜWclock-ssi-ssr-div-fck-3430es2Êti,composite-divider-clock×ssi_ssr_div_fck_3430es2Œ"ê$ÙÜ~clock@c40 ti,clkselˆ @Êclock-rm-ickÊti,divider-clock×rm_ickŒHêHSclock-gpt1-mux-fckÊti,composite-mux-clock ×gpt1_mux_fckŒG!Ü`clock-usim-mux-fckÊti,composite-mux-clock ×usim_mux_fck(Œ!IJKLMNOPQêSÜ‚clock@a00 ti,clkselˆ Êclock-gpt10-gate-fckÊti,composite-gate-clock×gpt10_gate_fckŒ!ê ÜTclock-gpt11-gate-fckÊti,composite-gate-clock×gpt11_gate_fckŒ!ê ÜVclock-mmchs2-fckÊti,wait-gate-clock ×mmchs2_fckŒêÜ·clock-mmchs1-fckÊti,wait-gate-clock ×mmchs1_fckŒêܸclock-i2c3-fckÊti,wait-gate-clock ×i2c3_fckŒêܹclock-i2c2-fckÊti,wait-gate-clock ×i2c2_fckŒêܺclock-i2c1-fckÊti,wait-gate-clock ×i2c1_fckŒêÜ»clock-mcbsp5-gate-fckÊti,composite-gate-clock×mcbsp5_gate_fckŒê Ü clock-mcbsp1-gate-fckÊti,composite-gate-clock×mcbsp1_gate_fckŒê Ü clock-mcspi4-fckÊti,wait-gate-clock ×mcspi4_fckŒRêܼclock-mcspi3-fckÊti,wait-gate-clock ×mcspi3_fckŒRêܽclock-mcspi2-fckÊti,wait-gate-clock ×mcspi2_fckŒRêܾclock-mcspi1-fckÊti,wait-gate-clock ×mcspi1_fckŒRêÜ¿clock-uart2-fckÊti,wait-gate-clock ×uart2_fckŒRêÜÀclock-uart1-fckÊti,wait-gate-clock ×uart1_fckŒRê ÜÁclock-hdq-fckÊti,wait-gate-clock×hdq_fckŒSêÜÂclock-modem-fckÊti,omap3-interface-clock ×modem_fckŒ!êÜÞclock-mspro-fckÊti,wait-gate-clock ×mspro_fckŒêclock-ssi-ssr-gate-fck-3430es2Ê ti,composite-no-wait-gate-clock×ssi_ssr_gate_fck_3430es2Œ"êÜ}clock-mmchs3-fckÊti,wait-gate-clock ×mmchs3_fckŒêÜÚgpt10_fckÊti,composite-clockŒTUgpt11_fckÊti,composite-clockŒVWcore_96m_fckÊfixed-factor-clockŒXjuÜcore_48m_fckÊfixed-factor-clockŒ8juÜRcore_12m_fckÊfixed-factor-clockŒYjuÜScore_l3_ickÊfixed-factor-clockŒFjuÜZclock@a10 ti,clkselˆ Êclock-sdrc-ickÊti,wait-gate-clock ×sdrc_ickŒZêÜ�clock-mmchs2-ickÊti,omap3-interface-clock ×mmchs2_ickŒ[êÜÃclock-mmchs1-ickÊti,omap3-interface-clock ×mmchs1_ickŒ[êÜÄclock-hdq-ickÊti,omap3-interface-clock×hdq_ickŒ[êÜÅclock-mcspi4-ickÊti,omap3-interface-clock ×mcspi4_ickŒ[êÜÆclock-mcspi3-ickÊti,omap3-interface-clock ×mcspi3_ickŒ[êÜÇclock-mcspi2-ickÊti,omap3-interface-clock ×mcspi2_ickŒ[êÜÈclock-mcspi1-ickÊti,omap3-interface-clock ×mcspi1_ickŒ[êÜÉclock-i2c3-ickÊti,omap3-interface-clock ×i2c3_ickŒ[êÜÊclock-i2c2-ickÊti,omap3-interface-clock ×i2c2_ickŒ[êÜËclock-i2c1-ickÊti,omap3-interface-clock ×i2c1_ickŒ[êÜÌclock-uart2-ickÊti,omap3-interface-clock ×uart2_ickŒ[êÜÍclock-uart1-ickÊti,omap3-interface-clock ×uart1_ickŒ[ê ÜÎclock-gpt11-ickÊti,omap3-interface-clock ×gpt11_ickŒ[ê ÜÏclock-gpt10-ickÊti,omap3-interface-clock ×gpt10_ickŒ[ê ÜÐclock-mcbsp5-ickÊti,omap3-interface-clock ×mcbsp5_ickŒ[ê ÜÑclock-mcbsp1-ickÊti,omap3-interface-clock ×mcbsp1_ickŒ[ê ÜÒclock-omapctrl-ickÊti,omap3-interface-clock ×omapctrl_ickŒ[êÜÓclock-aes2-ickÊti,omap3-interface-clock ×aes2_ickŒ[êÜclock-sha12-ickÊti,omap3-interface-clock ×sha12_ickŒ[êÜÔclock-icr-ickÊti,omap3-interface-clock×icr_ickŒ[êclock-des2-ickÊti,omap3-interface-clock ×des2_ickŒ[êclock-mspro-ickÊti,omap3-interface-clock ×mspro_ickŒ[êclock-mailboxes-ickÊti,omap3-interface-clock×mailboxes_ickŒ[êclock-sad2d-ickÊti,omap3-interface-clock ×sad2d_ickŒFêÜßclock-hsotgusb-ick-3430es2Ê"ti,omap3-hsotgusb-interface-clock×hsotgusb_ick_3430es2ŒZêÜŽclock-ssi-ick-3430es2Êti,omap3-ssi-interface-clock×ssi_ick_3430es2Œ\êÜclock-mmchs3-ickÊti,omap3-interface-clock ×mmchs3_ickŒ[êÜÙgpmc_fckÊfixed-factor-clockŒZjucore_l4_ickÊfixed-factor-clockŒHjuÜ[clock@e00 ti,clkselˆÊclock-dss-tv-fckÊti,gate-clock ×dss_tv_fckŒ@êܲclock-dss-96m-fckÊti,gate-clock ×dss_96m_fckŒXêܳclock-dss2-alwon-fckÊti,gate-clock×dss2_alwon_fckŒ!êÜ´clock-dss1-alwon-fck-3430es2Êti,dss-gate-clock×dss1_alwon_fck_3430es2Œ]ê°ܵdummy_ckÊ fixed-clock8clock@c00 ti,clkselˆ Êclock-gpt1-gate-fckÊti,composite-gate-clock×gpt1_gate_fckŒ!êÜ_clock-gpio1-dbckÊti,gate-clock ×gpio1_dbckŒ^êÜ©clock-wdt2-fckÊti,wait-gate-clock ×wdt2_fckŒ^êܪclock-sr1-fckÊti,wait-gate-clock×sr1_fckŒ!êÜclock-sr2-fckÊti,wait-gate-clock×sr2_fckŒ!êÜclock-usim-gate-fckÊti,composite-gate-clock×usim_gate_fckŒXê Ü�gpt1_fckÊti,composite-clockŒ_`Ü÷wkup_32k_fckÊfixed-factor-clockŒGjuÜ^clock@c10 ti,clkselˆ Êclock-wdt2-ickÊti,omap3-interface-clock ×wdt2_ickŒaêÜ«clock-wdt1-ickÊti,omap3-interface-clock ×wdt1_ickŒaêܬclock-gpio1-ickÊti,omap3-interface-clock ×gpio1_ickŒaêÜ­clock-omap-32ksync-ickÊti,omap3-interface-clock×omap_32ksync_ickŒaêÜ®clock-gpt12-ickÊti,omap3-interface-clock ×gpt12_ickŒaêܯclock-gpt1-ickÊti,omap3-interface-clock ×gpt1_ickŒaêܰclock-usim-ickÊti,omap3-interface-clock ×usim_ickŒaê ܱper_96m_fckÊfixed-factor-clockŒ1juÜper_48m_fckÊfixed-factor-clockŒ8juÜbclock@1000 ti,clkselˆÊclock-uart3-fckÊti,wait-gate-clock ×uart3_fckŒbê Ü�clock-gpt2-gate-fckÊti,composite-gate-clock×gpt2_gate_fckŒ!êÜdclock-gpt3-gate-fckÊti,composite-gate-clock×gpt3_gate_fckŒ!êÜfclock-gpt4-gate-fckÊti,composite-gate-clock×gpt4_gate_fckŒ!êÜhclock-gpt5-gate-fckÊti,composite-gate-clock×gpt5_gate_fckŒ!êÜjclock-gpt6-gate-fckÊti,composite-gate-clock×gpt6_gate_fckŒ!êÜlclock-gpt7-gate-fckÊti,composite-gate-clock×gpt7_gate_fckŒ!êÜnclock-gpt8-gate-fckÊti,composite-gate-clock×gpt8_gate_fckŒ!ê Üpclock-gpt9-gate-fckÊti,composite-gate-clock×gpt9_gate_fckŒ!ê Ürclock-gpio6-dbckÊti,gate-clock ×gpio6_dbckŒcêÜ�clock-gpio5-dbckÊti,gate-clock ×gpio5_dbckŒcêÜ‘clock-gpio4-dbckÊti,gate-clock ×gpio4_dbckŒcêÜ’clock-gpio3-dbckÊti,gate-clock ×gpio3_dbckŒcêÜ“clock-gpio2-dbckÊti,gate-clock ×gpio2_dbckŒcê Ü”clock-wdt3-fckÊti,wait-gate-clock ×wdt3_fckŒcê Ü•clock-mcbsp2-gate-fckÊti,composite-gate-clock×mcbsp2_gate_fckŒêÜ clock-mcbsp3-gate-fckÊti,composite-gate-clock×mcbsp3_gate_fckŒêÜclock-mcbsp4-gate-fckÊti,composite-gate-clock×mcbsp4_gate_fckŒêÜclock@1040 ti,clkselˆ@Êclock-gpt2-mux-fckÊti,composite-mux-clock ×gpt2_mux_fckŒG!Üeclock-gpt3-mux-fckÊti,composite-mux-clock ×gpt3_mux_fckŒG!êÜgclock-gpt4-mux-fckÊti,composite-mux-clock ×gpt4_mux_fckŒG!êÜiclock-gpt5-mux-fckÊti,composite-mux-clock ×gpt5_mux_fckŒG!êÜkclock-gpt6-mux-fckÊti,composite-mux-clock ×gpt6_mux_fckŒG!êÜmclock-gpt7-mux-fckÊti,composite-mux-clock ×gpt7_mux_fckŒG!êÜoclock-gpt8-mux-fckÊti,composite-mux-clock ×gpt8_mux_fckŒG!êÜqclock-gpt9-mux-fckÊti,composite-mux-clock ×gpt9_mux_fckŒG!êÜsgpt2_fckÊti,composite-clockŒdeÜøgpt3_fckÊti,composite-clockŒfggpt4_fckÊti,composite-clockŒhigpt5_fckÊti,composite-clockŒjkgpt6_fckÊti,composite-clockŒlmgpt7_fckÊti,composite-clockŒnogpt8_fckÊti,composite-clockŒpqgpt9_fckÊti,composite-clockŒrsper_32k_alwon_fckÊfixed-factor-clockŒGjuÜcper_l4_ickÊfixed-factor-clockŒHjuÜtclock@1010 ti,clkselˆÊclock-gpio6-ickÊti,omap3-interface-clock ×gpio6_ickŒtêÜ–clock-gpio5-ickÊti,omap3-interface-clock ×gpio5_ickŒtêÜ—clock-gpio4-ickÊti,omap3-interface-clock ×gpio4_ickŒtêܘclock-gpio3-ickÊti,omap3-interface-clock ×gpio3_ickŒtêÜ™clock-gpio2-ickÊti,omap3-interface-clock ×gpio2_ickŒtê Üšclock-wdt3-ickÊti,omap3-interface-clock ×wdt3_ickŒtê Ü›clock-uart3-ickÊti,omap3-interface-clock ×uart3_ickŒtê Üœclock-uart4-ickÊti,omap3-interface-clock ×uart4_ickŒtêÜ�clock-gpt9-ickÊti,omap3-interface-clock ×gpt9_ickŒtê Üžclock-gpt8-ickÊti,omap3-interface-clock ×gpt8_ickŒtê ÜŸclock-gpt7-ickÊti,omap3-interface-clock ×gpt7_ickŒtêÜ clock-gpt6-ickÊti,omap3-interface-clock ×gpt6_ickŒtêÜ¡clock-gpt5-ickÊti,omap3-interface-clock ×gpt5_ickŒtêÜ¢clock-gpt4-ickÊti,omap3-interface-clock ×gpt4_ickŒtêÜ£clock-gpt3-ickÊti,omap3-interface-clock ×gpt3_ickŒtêܤclock-gpt2-ickÊti,omap3-interface-clock ×gpt2_ickŒtêÜ¥clock-mcbsp2-ickÊti,omap3-interface-clock ×mcbsp2_ickŒtêܦclock-mcbsp3-ickÊti,omap3-interface-clock ×mcbsp3_ickŒtêܧclock-mcbsp4-ickÊti,omap3-interface-clock ×mcbsp4_ickŒtêܨemu_src_ckÊti,clkdm-gate-clockŒuÜ)secure_32k_fckÊ fixed-clock8€Üvgpt12_fckÊfixed-factor-clockŒvjuÜùwdt1_fckÊfixed-factor-clockŒvjusecurity_l4_ick2Êfixed-factor-clockŒHjuÜwclock@a14 ti,clkselˆ Êclock-aes1-ickÊti,omap3-interface-clock ×aes1_ickŒwêÜclock-rng-ickÊti,omap3-interface-clock×rng_ickŒwêÜòclock-sha11-ickÊti,omap3-interface-clock ×sha11_ickŒwêclock-des1-ickÊti,omap3-interface-clock ×des1_ickŒwêclock-pka-ickÊti,omap3-interface-clock×pka_ickŒxêclock@f00 ti,clkselˆÊclock-cam-mclkÊti,gate-clock ×cam_mclkŒyê°clock-csi2-96m-fckÊti,gate-clock ×csi2_96m_fckŒêÜÜcam_ick@f10Ê!ti,omap3-no-wait-interface-clockŒHˆêÜÛsecurity_l3_ickÊfixed-factor-clockŒFjuÜxssi_l4_ickÊfixed-factor-clockŒHjuÜ\sr_l4_ickÊfixed-factor-clockŒHjudpll2_fck@40Êti,divider-clockŒ.êHˆ@SÜzdpll2_ck@4Êti,omap3-dpll-clockŒ!zˆ$@4å÷ÿÜ{dpll2_m2_ck@44Êti,divider-clockŒ{HˆDSÜ|iva2_ck@0Êti,wait-gate-clockŒ|ˆêÜÝclock@a18 ti,clkselˆ Êclock-mad2d-ickÊti,omap3-interface-clock ×mad2d_ickŒFêÜàclock-usbtll-ickÊti,omap3-interface-clock ×usbtll_ickŒ[êÜØssi_ssr_fck_3430es2Êti,composite-clockŒ}~Üssi_sst_fck_3430es2Êfixed-factor-clockŒjuÜsys_d2_ckÊfixed-factor-clockŒ!juÜIomap_96m_d2_fckÊfixed-factor-clockŒXjuÜJomap_96m_d4_fckÊfixed-factor-clockŒXjuÜKomap_96m_d8_fckÊfixed-factor-clockŒXjuÜLomap_96m_d10_fckÊfixed-factor-clockŒXju ÜMdpll5_m2_d4_ckÊfixed-factor-clockŒ€juÜNdpll5_m2_d8_ckÊfixed-factor-clockŒ€juÜOdpll5_m2_d16_ckÊfixed-factor-clockŒ€juÜPdpll5_m2_d20_ckÊfixed-factor-clockŒ€juÜQusim_fckÊti,composite-clockŒ�‚dpll5_ck@d04Êti,omap3-dpll-clockŒ!!ˆ  $ L 4å÷܃dpll5_m2_ck@d50Êti,divider-clockŒƒHˆ PSÜ€sgx_gate_fck@b00Êti,composite-gate-clockŒ.êˆ Ü‹core_d3_ckÊfixed-factor-clockŒ.juÜ„core_d4_ckÊfixed-factor-clockŒ.juÜ…core_d6_ckÊfixed-factor-clockŒ.ju܆omap_192m_alwon_fckÊfixed-factor-clockŒ%ju܇core_d2_ckÊfixed-factor-clockŒ.ju܈sgx_mux_fck@b40Êti,composite-mux-clock Œ„…†2‡ˆ‰Šˆ @ÜŒsgx_fckÊti,composite-clockŒ‹ŒÜsgx_ick@b10Êti,wait-gate-clockŒFˆ êÜácpefuse_fck@a08Êti,gate-clockŒ!ˆ êÜÕts_fck@a08Êti,gate-clockŒGˆ êÜÖusbtll_fck@a08Êti,wait-gate-clockŒ€ˆ êÜ×dss_ick_3430es2@e10Êti,omap3-dss-interface-clockŒHˆêܶusbhost_120m_fck@1400Êti,gate-clockŒ€ˆêÜâusbhost_48m_fck@1400Êti,dss-gate-clockŒ8ˆêÜãusbhost_ick@1410Êti,omap3-dss-interface-clockŒHˆêÜäclockdomainscore_l3_clkdmti,clockdomainŒ�Ždpll3_clkdmti,clockdomainŒdpll1_clkdmti,clockdomainŒper_clkdmti,clockdomainhŒ��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨emu_clkdmti,clockdomainŒ)dpll4_clkdmti,clockdomainŒwkup_clkdmti,clockdomain$Œ©ª«¬­®¯°±dss_clkdmti,clockdomainŒ²³´µ¶core_l4_clkdmti,clockdomain”Œ·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚcam_clkdmti,clockdomainŒÛÜiva2_clkdmti,clockdomainŒÝdpll2_clkdmti,clockdomainŒ{d2d_clkdmti,clockdomain ŒÞßàdpll5_clkdmti,clockdomainŒƒsgx_clkdmti,clockdomainŒáusbhost_clkdmti,clockdomain Œâãätarget-module@48320000ti,sysc-omap2ti,syscˆH2H2 ÷revsyscŒ^®“fckick+ ùH2counter@0ti,omap-counter32kˆ interrupt-controller@48200000ti,omap3-intc ˆH Ütarget-module@48056000ti,sysc-omap2ti,syscˆH`H`,H`(÷revsyscsyss#  ŒZ“ick+ ùH`dma-controller@0ti,omap3430-sdmati,omap-sdmaˆä !, 9`Ügpio@48310000ti,omap3-gpioˆH1äïgpio1FXh gpio@49050000ti,omap3-gpioˆIäïgpio2Xh Üígpio@49052000ti,omap3-gpioˆI äïgpio3Xh gpio@49054000ti,omap3-gpioˆI@ä ïgpio4Xh Ü gpio@49056000ti,omap3-gpioˆI`ä!ïgpio5Xh Üügpio@49058000ti,omap3-gpioˆI€ä"ïgpio6Xh serial@4806a000ti,omap3-uartˆH  tH)12.txrxïuart18Ülserial@4806c000ti,omap3-uartˆHÀtI)34.txrxïuart28Ülserial@49020000ti,omap3-uartˆItJån)56.txrxïuart38Üli2c@48070000 ti,omap3-i2cˆH€ä8+ïi2c18'¬@twl@48ˆHä  ti,twl4030 ˆdefault–æçpowerti,twl4030-power-idle rtcti,twl4030-rtcä bciti,twl4030-bciä °è¾é Êvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1‹vccregulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1š 'À² Üregulator-vdacti,twl4030-vdacšw@²w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1š:�²0°Üïregulator-vmmc2ti,twl4030-vmmc2š:�²0°regulator-vusb1v5ti,twl4030-vusb1v5Üêregulator-vusb1v8ti,twl4030-vusb1v8Üëregulator-vusb3v1ti,twl4030-vusb3v1Üèregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2šw@²w@Ûregulator-vsimti,twl4030-vsimšw@²-ÆÀgpioti,twl4030-gpioXh Ü twl4030-usbti,twl4030-usbä ïêýë è"Üÿpwmti,twl4030-pwm-pwmledti,twl4030-pwmled-pwrbuttonti,twl4030-pwrbuttonäkeypadti,twl4030-keypadä8HD[?  @A Bsrmadcti,twl4030-madcähÜéi2c@48072000 ti,omap3-i2cˆH €ä9+ïi2c28€i2c@48060000 ti,omap3-i2cˆH€ä=+ïi2c38€mailbox@48094000ti,omap3-mailboxïmailboxˆH @äz†˜mbox-dsp ª µspi@48098000ti,omap2-mcspiˆH €äA+ïmcspi1À@)#$%&'()* .tx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0ˆ ti,tsc2046ÎB@àìëô@ýÀ(ÿ/: íä Híspi@4809a000ti,omap2-mcspiˆH  äB+ïmcspi2À )+,-..tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiˆH €ä[+ïmcspi3À ).tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiˆH  ä0+ïmcspi4À)FG.tx0rx01w@480b2000 ti,omap3-1wˆH ä:ïhdq1wmmc@4809c000ti,omap3-pre-es3-hsmmcˆH ÀäSïmmc1U)=>.txrxbîoï{ˆdefault–ðmmc@480b4000ti,omap3-hsmmcˆH @äVïmmc2)/0.txrx …disabledmmc@480ad000ti,omap3-hsmmcˆH Ðä^ïmmc3)MN.txrx …disabledmmu@480bd400Œti,omap2-iommuˆH Ô€äïmmu_isp™Ümmu@5d000000Œti,omap2-iommuˆ]€äïmmu_iva …disabledwdt@48314000 ti,omap3-wdtˆH1@€ ïwd_timer2mcbsp@48074000ti,omap3-mcbspˆH@ÿ÷mpu ä;< ©commontxrx¹€ïmcbsp1) .txrxŒñ“fck …disabledtarget-module@480a0000ti,sysc-omap2ti,syscˆH <H @H D÷revsyscsyssŒò“ick+ ùH rng@0 ti,omap2-rngˆ ä4mcbsp@49022000ti,omap3-mcbspˆI ÿI€ÿ ÷mpusidetoneä>?©commontxrxsidetone¹ïmcbsp2mcbsp2_sidetone)!".txrxŒó¦“fckick …disabledmcbsp@49024000ti,omap3-mcbspˆI@ÿI ÿ ÷mpusidetoneäYZ©commontxrxsidetone¹€ïmcbsp3mcbsp3_sidetone).txrxŒô§“fckick …disabledmcbsp@49026000ti,omap3-mcbspˆI`ÿ÷mpu ä67 ©commontxrx¹€ïmcbsp4).txrxŒõ“fckÈ …disabledmcbsp@48096000ti,omap3-mcbspˆH `ÿ÷mpu äQR ©commontxrx¹€ïmcbsp5).txrxŒö“fck …disabledsham@480c3000ti,omap3-shamïshamˆH 0dä1)E.rxtarget-module@48318000ti,sysc-omap2-timerti,syscˆH1€H1€H1€÷revsyscsyss' Œ÷°“fckick+ ùH1€Ùítimer@0ti,omap3430-timerˆ€Œ÷“fckä%ø÷Gtarget-module@49032000ti,sysc-omap2-timerti,syscˆI I I ÷revsyscsyss' Œø¥“fckick+ ùI timer@0ti,omap3430-timerˆä&timer@49034000ti,omap3430-timerˆI@ä'ïtimer3timer@49036000ti,omap3430-timerˆI`ä(ïtimer4timer@49038000ti,omap3430-timerˆI€ä)ïtimer5.timer@4903a000ti,omap3430-timerˆI ä*ïtimer6.timer@4903c000ti,omap3430-timerˆIÀä+ïtimer7.timer@4903e000ti,omap3430-timerˆIàä,ïtimer8;.timer@49040000ti,omap3430-timerˆIä-ïtimer9;timer@48086000ti,omap3430-timerˆH`ä.ïtimer10;timer@48088000ti,omap3430-timerˆH€ä/ïtimer11;target-module@48304000ti,sysc-omap2-timerti,syscˆH0@H0@H0@÷revsyscsyss' Œù¯“fckick+ ùH0@timer@0ti,omap3430-timerˆä_øHusbhstll@48062000 ti,usbhs-tllˆH äN ïusb_tll_hsusbhshost@48064000ti,usbhs-hostˆH@ ïusb_host_hs+ùohci@48064400ti,ohci-omap3ˆHDäLXehci@48064800 ti,ehci-omapˆHHäMgpmc@6e000000ti,omap3430-gpmcïgpmcˆnÐä).rxtxp|+ Xh ù0Üýethernet@gpmcsmsc,lan9221smsc,lan9115Ž™«Åßí–ÿ– 3(F-TŒc-qŒ€›‘›¢x±ËKâKü+CUúeûs€ üä ˆÿnand@0,0ti,omap2-nand ˆ ýä –micron,nand¥™´bch8Äßí,ÿ, "3,q(T6¢@€R‘RC(++partition@0 ÕX-Loaderˆpartition@80000ÕU-Bootˆpartition@1c0000 ÕEnvironmentˆpartition@200000ÕKernelˆ àpartition@2000000 ÕFilesystemˆusb_otg_hs@480ab000ti,omap3-musbˆH °ä\]©mcdma ïusb_otg_hsÛæî ˆdefault–þ÷ ÿ 2dss@48050000 ti,omap3-dssˆH…okay ïdss_coreŒµ“fck+ùdispc@48050400ti,omap3-dispcˆHä ïdss_dispcŒµ“fckencoder@4804fc00 ti,omap3-dsiˆHüHþ@Hÿ ÷protophypllä …disabled ïdss_dsi1Œµ´ “fcksys_clk+encoder@48050800ti,omap3-rfbiˆH …disabled ïdss_rfbiŒµ¶“fckickencoder@48050c00ti,omap3-vencˆH  …disabled ïdss_vencŒ²“fckportendpoint  $Ü ssi-controller@48058000 ti,omap3-ssiïssi…okayˆH€H�÷sysgddäG©gdd_mpu+ù Œ “ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portˆH H¨÷txrxäCDssi-port@4805b000ti,omap3-ssi-portˆH°H¸÷txrxäEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleˆH%Ø$+ 5Sÿisp@480bc000 ti,omap3-ispˆH ÀüH Ø|ä /„l 6Êports+bandgap@48002524ˆH%$ti,omap34xx-bandgap BÜtarget-module@480cb000ti,sysc-omap3430-srti,syscïsmartreflex_coreˆH °$÷syscŒ“fck+ ùH °smartreflex@0ti,omap3-smartreflex-coreˆätarget-module@480c9000ti,sysc-omap3430-srti,syscïsmartreflex_mpu_ivaˆH �$÷syscŒ“fck+ ùH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaˆätarget-module@50000000ti,sysc-omap2ti,syscˆP÷revŒá“fckick+ ùP@opp-tableoperating-points-v2-ti-cpu„Üopp1-125000000 XsY@ _à˜à˜à˜ mÿÿÿÿopp2-250000000 Xæ²€ _g8g8g8 mÿÿÿÿ ~opp3-500000000 XÍe _O€O€O€ mÿÿÿÿopp4-550000000 X ÈU€ _txtxtx mÿÿÿÿopp5-600000000 X#ÃF _™p™p™p mÿÿÿÿopp6-720000000 X*êT _™p™p™p mÿÿÿÿ Šthermal-zonescpu-thermal •ú «è ¹N  Ætripscpu_alert Ö8€ âЃpassiveÜcpu_crit Ö_� âÐ ƒcriticalcooling-mapsmap0 í ò ÿÿÿÿÿÿÿÿregulator-vddvarioregulator-fixed ‹vddvarioÛÜúregulator-vdd33aregulator-fixed‹vdd33aÛÜûmemory@80000000|memoryˆ€gpio_keys gpio-keysˆdefault– key_enterÕenter   :key_f1Õf1   ;:key_f2Õf2   <:key_f3Õf3   =:key_f4Õf4   >:key_leftÕleft   i:key_rightÕright   j:key_upÕup   g:key_downÕdown   l:backlightgpio-backlight   regulator-lcd-3v3regulator-fixed‹lcd_3v3š2Z ²2Z  pÛÜìdisplaysharp,ls037v7dw01Õlcd .ì ;ì H  Uí aíportendpoint  Ü compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0ti,use_poweroffbci3v1-supplyio-channelsio-channel-namesregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyvcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourcependown-gpioti,dual-voltpbias-supplyvmmc-supplybus-widthstatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addresslinux,mtd-namenand-bus-widthti,nand-ecc-optgpmc,sync-clk-pslabelmultipointnum-epsram-bitsinterface-typeusb-phypowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpioslinux,codedefault-onstartup-delay-uspower-supplyenvdd-supplyenable-gpiosreset-gpiosmode-gpios