Ð þí {8À(»ˆQheadacoustics,omap3-hatechnexion,omap3-tao3530ti,omap3430ti,omap34xxti,omap3 +37TI OMAP3 HEAD acoustics baseboard with TAO3530 SOMchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8scpuƒŠcpu–“सÇÓpmu@54000000arm,cortex-a8-pmuT€Ûædebugsssocti,omap-inframpu ti,omap3-mpuæmpuiva ti,iva2.2æivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bushÛ +ðæl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ðHscm@2000ti,omap3-scmsimple-bus + ð pinmux@30 ti,omap3-padconfpinctrl-single08+÷,Jÿgdefaultu pinmux_hsusbb2_pins`ÀÂÄ Æ È Ê ¤ ¦ ¨ ª ¬ ® Ópinmux_mmc1_pinsP "$&Ó÷pinmux_mmc2_pins0(*,.02Óûpinmux_wlan_gpio^pinmux_uart3_pinsnApÓìpinmux_i2c3_pins’”Óópinmux_mcspi1_pins ˜šœžÓôpinmux_mcspi3_pins ¬®°²Óõpinmux_mcbsp3_pins <>@BÓpinmux_twl4030_pins°AÓípinmux_sound2_pinsnpinmux_led_blue_pinsàÓ pinmux_led_green_pinsöÓ pinmux_led_red_pinsþÓ pinmux_poweroff_pinsŽÓpinmux_powerdown_input_pins�Ófpga_boot0_pins êìîðÓfpga_boot1_pins rtvxÓscm_conf@270sysconsimple-busp0+ ðp0Ó pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap°“ pbias_mmc_omap2430špbias_mmc_omap2430©w@Á-ÆÀÓöclocks+clock@68 ti,clkselhÙclock-mcbsp5-mux-fckÙti,composite-mux-clockæmcbsp5_mux_fckƒ ùÓclock-mcbsp3-mux-fckÙti,composite-mux-clockæmcbsp3_mux_fckƒÓclock-mcbsp4-mux-fckÙti,composite-mux-clockæmcbsp4_mux_fckƒùÓmcbsp5_fckÙti,composite-clockƒÓclock@4 ti,clkselÙclock-mcbsp1-mux-fckÙti,composite-mux-clockæmcbsp1_mux_fckƒ ùÓclock-mcbsp2-mux-fckÙti,composite-mux-clockæmcbsp2_mux_fckƒùÓmcbsp1_fckÙti,composite-clockƒÓýmcbsp2_fckÙti,composite-clockƒÓÿmcbsp3_fckÙti,composite-clockƒÓmcbsp4_fckÙti,composite-clockƒÓclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+÷,Jÿpinmux_twl4030_vpins Óîtarget-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `Lrevsyscsyss +ƒŠick+ ðH `  8disabledaes1@0 ti,omap3-aesPÛ?  Dtxrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PLrevsyscsyss +ƒŠick+ ðH P  8disabledaes2@0 ti,omap3-aesPÛ?ABDtxrxprm@48306000 ti,omap3-prmH0`@Û clocks+virt_16_8m_ckÙ fixed-clockNYÓ"osc_sys_ck@d40Ù ti,mux-clockƒ !" @Ó#sys_ck@1270Ùti,divider-clockƒ#ù^piÓ(sys_clkout1@d70Ùti,gate-clockƒ# pùdpll3_x2_ckÙfixed-factor-clockƒ$€‹dpll3_m2x2_ckÙfixed-factor-clockƒ%€‹Ó'dpll4_x2_ckÙfixed-factor-clockƒ&€‹corex2_fckÙfixed-factor-clockƒ'€‹Ó)wkup_l4_ickÙfixed-factor-clockƒ(€‹Óhcorex2_d3_fckÙfixed-factor-clockƒ)€‹Ó�corex2_d5_fckÙfixed-factor-clockƒ)€‹Ó‘clockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclkÙ fixed-clockNomap_32k_fckÙ fixed-clockN€ÓNvirt_12m_ckÙ fixed-clockN·Óvirt_13m_ckÙ fixed-clockNÆ]@Óvirt_19200000_ckÙ fixed-clockN$øÓvirt_26000000_ckÙ fixed-clockNŒº€Ó virt_38_4m_ckÙ fixed-clockNIðÓ!dpll4_ck@d00Ùti,omap3-dpll-per-clockƒ(( D 0Ó&dpll4_m2_ck@d48Ùti,divider-clockƒ&^? HiÓ*dpll4_m2x2_mul_ckÙfixed-factor-clockƒ*€‹Ó+dpll4_m2x2_ck@d00Ùti,gate-clockƒ+ù •Ó,omap_96m_alwon_fckÙfixed-factor-clockƒ,€‹Ó8dpll3_ck@d00Ùti,omap3-dpll-core-clockƒ(( @ 0Ó$clock@1140 ti,clksel@Ùclock-dpll3-m3Ùti,divider-clock ædpll3_m3_ckƒ$ù^iÓ2clock-dpll4-m6Ùti,divider-clock ædpll4_m6_ckƒ&ù^?iÓDclock-emu-src-muxÙ ti,mux-clockæemu_src_mux_ckƒ(-./Ó|clock-pclk-fckÙti,divider-clock æpclk_fckƒ0ù^iclock-pclkx2-fckÙti,divider-clock æpclkx2_fckƒ0ù^iclock-atclk-fckÙti,divider-clock æatclk_fckƒ0ù^iclock-traceclk-src-fckÙ ti,mux-clockætraceclk_src_fckƒ(-./ùÓ1clock-traceclk-fckÙti,divider-clock ætraceclk_fckƒ1ù ^idpll3_m3x2_mul_ckÙfixed-factor-clockƒ2€‹Ó3dpll3_m3x2_ck@d00Ùti,gate-clockƒ3ù  •Ó4emu_core_alwon_ckÙfixed-factor-clockƒ4€‹Ó-sys_altclkÙ fixed-clockNÓ;mcbsp_clksÙ fixed-clockNÓcore_ckÙfixed-factor-clockƒ%€‹Ó5dpll1_fck@940Ùti,divider-clockƒ5ù^ @iÓ6dpll1_ck@904Ùti,omap3-dpll-clockƒ(6  $ @ 4Ódpll1_x2_ckÙfixed-factor-clockƒ€‹Ó7dpll1_x2m2_ck@944Ùti,divider-clockƒ7^ DiÓKcm_96m_fckÙfixed-factor-clockƒ8€‹Ó9clock@d40 ti,clksel @Ùclock-dpll3-m2Ùti,divider-clock ædpll3_m2_ckƒ$ù^iÓ%clock-omap-96m-fckÙ ti,mux-clock æomap_96m_fckƒ9(ùÓ_clock-omap-54m-fckÙ ti,mux-clock æomap_54m_fckƒ:;ùÓGclock-omap-48m-fckÙ ti,mux-clock æomap_48m_fckƒ<;ùÓ?clock@e40 ti,clksel@Ùclock-dpll4-m3Ùti,divider-clock ædpll4_m3_ckƒ&ù^ iÓ=clock-dpll4-m4Ùti,divider-clock ædpll4_m4_ckƒ&^iÓ@dpll4_m3x2_mul_ckÙfixed-factor-clockƒ=€‹Ó>dpll4_m3x2_ck@d00Ùti,gate-clockƒ>ù •Ó:cm_96m_d2_fckÙfixed-factor-clockƒ9€‹Ó<omap_12m_fckÙfixed-factor-clockƒ?€‹Ó`dpll4_m4x2_mul_ckÙti,fixed-factor-clockƒ@«¹ÆÓAdpll4_m4x2_ck@d00Ùti,gate-clockƒAù •ÆÓddpll4_m5_ck@f40Ùti,divider-clockƒ&^?@iÓBdpll4_m5x2_mul_ckÙti,fixed-factor-clockƒB«¹ÆÓCdpll4_m5x2_ck@d00Ùti,gate-clockƒCù •ÆÓ€dpll4_m6x2_mul_ckÙfixed-factor-clockƒD€‹ÓEdpll4_m6x2_ck@d00Ùti,gate-clockƒEù •ÓFemu_per_alwon_ckÙfixed-factor-clockƒF€‹Ó.clock@d70 ti,clksel pÙclock-clkout2-src-gateÙ ti,composite-no-wait-gate-clockæclkout2_src_gate_ckƒ5ùÓIclock-clkout2-src-muxÙti,composite-mux-clockæclkout2_src_mux_ckƒ5(9GÓJclock-sys-clkout2Ùti,divider-clock æsys_clkout2ƒHù^@Ùclkout2_src_ckÙti,composite-clockƒIJÓHmpu_ckÙfixed-factor-clockƒK€‹ÓLarm_fck@924Ùti,divider-clockƒL $^emu_mpu_alwon_ckÙfixed-factor-clockƒL€‹Ó/clock@a40 ti,clksel @Ùclock-l3-ickÙti,divider-clockæl3_ickƒ5^iÓMclock-l4-ickÙti,divider-clockæl4_ickƒMù^iÓOclock-gpt10-mux-fckÙti,composite-mux-clockægpt10_mux_fckƒN(ùÓ\clock-gpt11-mux-fckÙti,composite-mux-clockægpt11_mux_fckƒN(ùÓ^clock-ssi-ssr-div-fck-3430es2Ùti,composite-divider-clockæssi_ssr_div_fck_3430es2ƒ)ù$ïÓ…clock@c40 ti,clksel @Ùclock-rm-ickÙti,divider-clockærm_ickƒOù^iclock-gpt1-mux-fckÙti,composite-mux-clock ægpt1_mux_fckƒN(Ógclock-usim-mux-fckÙti,composite-mux-clock æusim_mux_fck(ƒ(PQRSTUVWXùiÓ‰clock@a00 ti,clksel Ùclock-gpt10-gate-fckÙti,composite-gate-clockægpt10_gate_fckƒ(ù Ó[clock-gpt11-gate-fckÙti,composite-gate-clockægpt11_gate_fckƒ(ù Ó]clock-mmchs2-fckÙti,wait-gate-clock æmmchs2_fckƒ ùÓ¾clock-mmchs1-fckÙti,wait-gate-clock æmmchs1_fckƒ ùÓ¿clock-i2c3-fckÙti,wait-gate-clock æi2c3_fckƒ ùÓÀclock-i2c2-fckÙti,wait-gate-clock æi2c2_fckƒ ùÓÁclock-i2c1-fckÙti,wait-gate-clock æi2c1_fckƒ ùÓÂclock-mcbsp5-gate-fckÙti,composite-gate-clockæmcbsp5_gate_fckƒù Óclock-mcbsp1-gate-fckÙti,composite-gate-clockæmcbsp1_gate_fckƒù Óclock-mcspi4-fckÙti,wait-gate-clock æmcspi4_fckƒYùÓÃclock-mcspi3-fckÙti,wait-gate-clock æmcspi3_fckƒYùÓÄclock-mcspi2-fckÙti,wait-gate-clock æmcspi2_fckƒYùÓÅclock-mcspi1-fckÙti,wait-gate-clock æmcspi1_fckƒYùÓÆclock-uart2-fckÙti,wait-gate-clock æuart2_fckƒYùÓÇclock-uart1-fckÙti,wait-gate-clock æuart1_fckƒYù ÓÈclock-hdq-fckÙti,wait-gate-clockæhdq_fckƒZùÓÉclock-modem-fckÙti,omap3-interface-clock æmodem_fckƒ(ùÓåclock-mspro-fckÙti,wait-gate-clock æmspro_fckƒ ùclock-ssi-ssr-gate-fck-3430es2Ù ti,composite-no-wait-gate-clockæssi_ssr_gate_fck_3430es2ƒ)ùÓ„clock-mmchs3-fckÙti,wait-gate-clock æmmchs3_fckƒ ùÓágpt10_fckÙti,composite-clockƒ[\gpt11_fckÙti,composite-clockƒ]^core_96m_fckÙfixed-factor-clockƒ_€‹Ó core_48m_fckÙfixed-factor-clockƒ?€‹ÓYcore_12m_fckÙfixed-factor-clockƒ`€‹ÓZcore_l3_ickÙfixed-factor-clockƒM€‹Óaclock@a10 ti,clksel Ùclock-sdrc-ickÙti,wait-gate-clock æsdrc_ickƒaùÓ”clock-mmchs2-ickÙti,omap3-interface-clock æmmchs2_ickƒbùÓÊclock-mmchs1-ickÙti,omap3-interface-clock æmmchs1_ickƒbùÓËclock-hdq-ickÙti,omap3-interface-clockæhdq_ickƒbùÓÌclock-mcspi4-ickÙti,omap3-interface-clock æmcspi4_ickƒbùÓÍclock-mcspi3-ickÙti,omap3-interface-clock æmcspi3_ickƒbùÓÎclock-mcspi2-ickÙti,omap3-interface-clock æmcspi2_ickƒbùÓÏclock-mcspi1-ickÙti,omap3-interface-clock æmcspi1_ickƒbùÓÐclock-i2c3-ickÙti,omap3-interface-clock æi2c3_ickƒbùÓÑclock-i2c2-ickÙti,omap3-interface-clock æi2c2_ickƒbùÓÒclock-i2c1-ickÙti,omap3-interface-clock æi2c1_ickƒbùÓÓclock-uart2-ickÙti,omap3-interface-clock æuart2_ickƒbùÓÔclock-uart1-ickÙti,omap3-interface-clock æuart1_ickƒbù ÓÕclock-gpt11-ickÙti,omap3-interface-clock ægpt11_ickƒbù ÓÖclock-gpt10-ickÙti,omap3-interface-clock ægpt10_ickƒbù Ó×clock-mcbsp5-ickÙti,omap3-interface-clock æmcbsp5_ickƒbù ÓØclock-mcbsp1-ickÙti,omap3-interface-clock æmcbsp1_ickƒbù ÓÙclock-omapctrl-ickÙti,omap3-interface-clock æomapctrl_ickƒbùÓÚclock-aes2-ickÙti,omap3-interface-clock æaes2_ickƒbùÓclock-sha12-ickÙti,omap3-interface-clock æsha12_ickƒbùÓÛclock-icr-ickÙti,omap3-interface-clockæicr_ickƒbùclock-des2-ickÙti,omap3-interface-clock ædes2_ickƒbùclock-mspro-ickÙti,omap3-interface-clock æmspro_ickƒbùclock-mailboxes-ickÙti,omap3-interface-clockæmailboxes_ickƒbùclock-sad2d-ickÙti,omap3-interface-clock æsad2d_ickƒMùÓæclock-hsotgusb-ick-3430es2Ù"ti,omap3-hsotgusb-interface-clockæhsotgusb_ick_3430es2ƒaùÓ•clock-ssi-ick-3430es2Ùti,omap3-ssi-interface-clockæssi_ick_3430es2ƒcùÓ clock-mmchs3-ickÙti,omap3-interface-clock æmmchs3_ickƒbùÓàgpmc_fckÙfixed-factor-clockƒa€‹core_l4_ickÙfixed-factor-clockƒO€‹Óbclock@e00 ti,clkselÙclock-dss-tv-fckÙti,gate-clock ædss_tv_fckƒGùÓ¹clock-dss-96m-fckÙti,gate-clock ædss_96m_fckƒ_ùÓºclock-dss2-alwon-fckÙti,gate-clockædss2_alwon_fckƒ(ùÓ»clock-dss1-alwon-fck-3430es2Ùti,dss-gate-clockædss1_alwon_fck_3430es2ƒdùÆÓ¼dummy_ckÙ fixed-clockNclock@c00 ti,clksel Ùclock-gpt1-gate-fckÙti,composite-gate-clockægpt1_gate_fckƒ(ùÓfclock-gpio1-dbckÙti,gate-clock ægpio1_dbckƒeùÓ°clock-wdt2-fckÙti,wait-gate-clock æwdt2_fckƒeùÓ±clock-sr1-fckÙti,wait-gate-clockæsr1_fckƒ(ùÓclock-sr2-fckÙti,wait-gate-clockæsr2_fckƒ(ùÓ clock-usim-gate-fckÙti,composite-gate-clockæusim_gate_fckƒ_ù Óˆgpt1_fckÙti,composite-clockƒfgÓwkup_32k_fckÙfixed-factor-clockƒN€‹Óeclock@c10 ti,clksel Ùclock-wdt2-ickÙti,omap3-interface-clock æwdt2_ickƒhùÓ²clock-wdt1-ickÙti,omap3-interface-clock æwdt1_ickƒhùÓ³clock-gpio1-ickÙti,omap3-interface-clock ægpio1_ickƒhùÓ´clock-omap-32ksync-ickÙti,omap3-interface-clockæomap_32ksync_ickƒhùÓµclock-gpt12-ickÙti,omap3-interface-clock ægpt12_ickƒhùÓ¶clock-gpt1-ickÙti,omap3-interface-clock ægpt1_ickƒhùÓ·clock-usim-ickÙti,omap3-interface-clock æusim_ickƒhù Ó¸per_96m_fckÙfixed-factor-clockƒ8€‹Óper_48m_fckÙfixed-factor-clockƒ?€‹Óiclock@1000 ti,clkselÙclock-uart3-fckÙti,wait-gate-clock æuart3_fckƒiù Ó–clock-gpt2-gate-fckÙti,composite-gate-clockægpt2_gate_fckƒ(ùÓkclock-gpt3-gate-fckÙti,composite-gate-clockægpt3_gate_fckƒ(ùÓmclock-gpt4-gate-fckÙti,composite-gate-clockægpt4_gate_fckƒ(ùÓoclock-gpt5-gate-fckÙti,composite-gate-clockægpt5_gate_fckƒ(ùÓqclock-gpt6-gate-fckÙti,composite-gate-clockægpt6_gate_fckƒ(ùÓsclock-gpt7-gate-fckÙti,composite-gate-clockægpt7_gate_fckƒ(ùÓuclock-gpt8-gate-fckÙti,composite-gate-clockægpt8_gate_fckƒ(ù Ówclock-gpt9-gate-fckÙti,composite-gate-clockægpt9_gate_fckƒ(ù Óyclock-gpio6-dbckÙti,gate-clock ægpio6_dbckƒjùÓ—clock-gpio5-dbckÙti,gate-clock ægpio5_dbckƒjùÓ˜clock-gpio4-dbckÙti,gate-clock ægpio4_dbckƒjùÓ™clock-gpio3-dbckÙti,gate-clock ægpio3_dbckƒjùÓšclock-gpio2-dbckÙti,gate-clock ægpio2_dbckƒjù Ó›clock-wdt3-fckÙti,wait-gate-clock æwdt3_fckƒjù Óœclock-mcbsp2-gate-fckÙti,composite-gate-clockæmcbsp2_gate_fckƒùÓclock-mcbsp3-gate-fckÙti,composite-gate-clockæmcbsp3_gate_fckƒùÓclock-mcbsp4-gate-fckÙti,composite-gate-clockæmcbsp4_gate_fckƒùÓclock@1040 ti,clksel@Ùclock-gpt2-mux-fckÙti,composite-mux-clock ægpt2_mux_fckƒN(Ólclock-gpt3-mux-fckÙti,composite-mux-clock ægpt3_mux_fckƒN(ùÓnclock-gpt4-mux-fckÙti,composite-mux-clock ægpt4_mux_fckƒN(ùÓpclock-gpt5-mux-fckÙti,composite-mux-clock ægpt5_mux_fckƒN(ùÓrclock-gpt6-mux-fckÙti,composite-mux-clock ægpt6_mux_fckƒN(ùÓtclock-gpt7-mux-fckÙti,composite-mux-clock ægpt7_mux_fckƒN(ùÓvclock-gpt8-mux-fckÙti,composite-mux-clock ægpt8_mux_fckƒN(ùÓxclock-gpt9-mux-fckÙti,composite-mux-clock ægpt9_mux_fckƒN(ùÓzgpt2_fckÙti,composite-clockƒklÓgpt3_fckÙti,composite-clockƒmngpt4_fckÙti,composite-clockƒopgpt5_fckÙti,composite-clockƒqrgpt6_fckÙti,composite-clockƒstgpt7_fckÙti,composite-clockƒuvgpt8_fckÙti,composite-clockƒwxgpt9_fckÙti,composite-clockƒyzper_32k_alwon_fckÙfixed-factor-clockƒN€‹Ójper_l4_ickÙfixed-factor-clockƒO€‹Ó{clock@1010 ti,clkselÙclock-gpio6-ickÙti,omap3-interface-clock ægpio6_ickƒ{ùÓ�clock-gpio5-ickÙti,omap3-interface-clock ægpio5_ickƒ{ùÓžclock-gpio4-ickÙti,omap3-interface-clock ægpio4_ickƒ{ùÓŸclock-gpio3-ickÙti,omap3-interface-clock ægpio3_ickƒ{ùÓ clock-gpio2-ickÙti,omap3-interface-clock ægpio2_ickƒ{ù Ó¡clock-wdt3-ickÙti,omap3-interface-clock æwdt3_ickƒ{ù Ó¢clock-uart3-ickÙti,omap3-interface-clock æuart3_ickƒ{ù Ó£clock-uart4-ickÙti,omap3-interface-clock æuart4_ickƒ{ùÓ¤clock-gpt9-ickÙti,omap3-interface-clock ægpt9_ickƒ{ù Ó¥clock-gpt8-ickÙti,omap3-interface-clock ægpt8_ickƒ{ù Ó¦clock-gpt7-ickÙti,omap3-interface-clock ægpt7_ickƒ{ùÓ§clock-gpt6-ickÙti,omap3-interface-clock ægpt6_ickƒ{ùÓ¨clock-gpt5-ickÙti,omap3-interface-clock ægpt5_ickƒ{ùÓ©clock-gpt4-ickÙti,omap3-interface-clock ægpt4_ickƒ{ùÓªclock-gpt3-ickÙti,omap3-interface-clock ægpt3_ickƒ{ùÓ«clock-gpt2-ickÙti,omap3-interface-clock ægpt2_ickƒ{ùÓ¬clock-mcbsp2-ickÙti,omap3-interface-clock æmcbsp2_ickƒ{ùÓ­clock-mcbsp3-ickÙti,omap3-interface-clock æmcbsp3_ickƒ{ùÓ®clock-mcbsp4-ickÙti,omap3-interface-clock æmcbsp4_ickƒ{ùÓ¯emu_src_ckÙti,clkdm-gate-clockƒ|Ó0secure_32k_fckÙ fixed-clockN€Ó}gpt12_fckÙfixed-factor-clockƒ}€‹Ówdt1_fckÙfixed-factor-clockƒ}€‹security_l4_ick2Ùfixed-factor-clockƒO€‹Ó~clock@a14 ti,clksel Ùclock-aes1-ickÙti,omap3-interface-clock æaes1_ickƒ~ùÓclock-rng-ickÙti,omap3-interface-clockærng_ickƒ~ùÓþclock-sha11-ickÙti,omap3-interface-clock æsha11_ickƒ~ùclock-des1-ickÙti,omap3-interface-clock ædes1_ickƒ~ùclock-pka-ickÙti,omap3-interface-clockæpka_ickƒùclock@f00 ti,clkselÙclock-cam-mclkÙti,gate-clock æcam_mclkƒ€ùÆclock-csi2-96m-fckÙti,gate-clock æcsi2_96m_fckƒ ùÓãcam_ick@f10Ù!ti,omap3-no-wait-interface-clockƒOùÓâsecurity_l3_ickÙfixed-factor-clockƒM€‹Óssi_l4_ickÙfixed-factor-clockƒO€‹Ócsr_l4_ickÙfixed-factor-clockƒO€‹dpll2_fck@40Ùti,divider-clockƒ5ù^@iÓ�dpll2_ck@4Ùti,omap3-dpll-clockƒ(�$@4û Ó‚dpll2_m2_ck@44Ùti,divider-clockƒ‚^DiÓƒiva2_ck@0Ùti,wait-gate-clockƒƒùÓäclock@a18 ti,clksel Ùclock-mad2d-ickÙti,omap3-interface-clock æmad2d_ickƒMùÓçclock-usbtll-ickÙti,omap3-interface-clock æusbtll_ickƒbùÓßssi_ssr_fck_3430es2Ùti,composite-clockƒ„…Ó†ssi_sst_fck_3430es2Ùfixed-factor-clockƒ†€‹Ó sys_d2_ckÙfixed-factor-clockƒ(€‹ÓPomap_96m_d2_fckÙfixed-factor-clockƒ_€‹ÓQomap_96m_d4_fckÙfixed-factor-clockƒ_€‹ÓRomap_96m_d8_fckÙfixed-factor-clockƒ_€‹ÓSomap_96m_d10_fckÙfixed-factor-clockƒ_€‹ ÓTdpll5_m2_d4_ckÙfixed-factor-clockƒ‡€‹ÓUdpll5_m2_d8_ckÙfixed-factor-clockƒ‡€‹ÓVdpll5_m2_d16_ckÙfixed-factor-clockƒ‡€‹ÓWdpll5_m2_d20_ckÙfixed-factor-clockƒ‡€‹ÓXusim_fckÙti,composite-clockƒˆ‰dpll5_ck@d04Ùti,omap3-dpll-clockƒ((  $ L 4û ÓŠdpll5_m2_ck@d50Ùti,divider-clockƒŠ^ PiÓ‡sgx_gate_fck@b00Ùti,composite-gate-clockƒ5ù Ó’core_d3_ckÙfixed-factor-clockƒ5€‹Ó‹core_d4_ckÙfixed-factor-clockƒ5€‹ÓŒcore_d6_ckÙfixed-factor-clockƒ5€‹Ó�omap_192m_alwon_fckÙfixed-factor-clockƒ,€‹ÓŽcore_d2_ckÙfixed-factor-clockƒ5€‹Ó�sgx_mux_fck@b40Ùti,composite-mux-clock ƒ‹Œ�9Ž��‘ @Ó“sgx_fckÙti,composite-clockƒ’“Ósgx_ick@b10Ùti,wait-gate-clockƒM ùÓècpefuse_fck@a08Ùti,gate-clockƒ( ùÓÜts_fck@a08Ùti,gate-clockƒN ùÓÝusbtll_fck@a08Ùti,wait-gate-clockƒ‡ ùÓÞdss_ick_3430es2@e10Ùti,omap3-dss-interface-clockƒOùÓ½usbhost_120m_fck@1400Ùti,gate-clockƒ‡ùÓéusbhost_48m_fck@1400Ùti,dss-gate-clockƒ?ùÓêusbhost_ick@1410Ùti,omap3-dss-interface-clockƒOùÓëclockdomainscore_l3_clkdmti,clockdomainƒ”•dpll3_clkdmti,clockdomainƒ$dpll1_clkdmti,clockdomainƒper_clkdmti,clockdomainhƒ–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯emu_clkdmti,clockdomainƒ0dpll4_clkdmti,clockdomainƒ&wkup_clkdmti,clockdomain$ƒ°±²³´µ¶·¸dss_clkdmti,clockdomainƒ¹º»¼½core_l4_clkdmti,clockdomain”ƒ¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàácam_clkdmti,clockdomainƒâãiva2_clkdmti,clockdomainƒädpll2_clkdmti,clockdomainƒ‚d2d_clkdmti,clockdomain ƒåæçdpll5_clkdmti,clockdomainƒŠsgx_clkdmti,clockdomainƒèusbhost_clkdmti,clockdomain ƒéêëtarget-module@48320000ti,sysc-omap2ti,syscH2H2 revsyscƒeµŠfckick+ ðH2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intcH Ótarget-module@48056000ti,sysc-omap2ti,syscH`H`,H`(revsyscsyss# ) +ƒaŠick+ ðH`dma-controller@0ti,omap3430-sdmati,omap-sdmaÛ 7B O`Ógpio@48310000ti,omap3-gpioH1Ûægpio1\n~gpio@49050000ti,omap3-gpioIÛægpio2n~gpio@49052000ti,omap3-gpioI Ûægpio3n~gpio@49054000ti,omap3-gpioI@Û ægpio4n~gpio@49056000ti,omap3-gpioI`Û!ægpio5n~Ógpio@49058000ti,omap3-gpioI€Û"ægpio6n~Óserial@4806a000ti,omap3-uartH  ŠH?12Dtxrxæuart1NÜlserial@4806c000ti,omap3-uartHÀŠI?34Dtxrxæuart2NÜlserial@49020000ti,omap3-uartIŠJ?56Dtxrxæuart3NÜlgdefaultuìi2c@48070000 ti,omap3-i2cH€Û8+æi2c1N'¬@twl@48HÛ  ti,twl4030gdefaultuíîaudioti,twl4030-audiocodecrtcti,twl4030-rtcÛ bciti,twl4030-bciÛ žï¬ð ¸vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 švdd_ehci©w@Áw@Éregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1© 'ÀÁ Óregulator-vdacti,twl4030-vdac©w@Áw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1©:�Á0°Óøregulator-vmmc2ti,twl4030-vmmc2©:�Á0°regulator-vusb1v5ti,twl4030-vusb1v5Óñregulator-vusb1v8ti,twl4030-vusb1v8Óòregulator-vusb3v1ti,twl4030-vusb3v1Óïregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2©w@Áw@regulator-vsimti,twl4030-vsim©w@Á-ÆÀÓùgpioti,twl4030-gpion~Ýéô¡ÄÓútwl4030-usbti,twl4030-usbÛ ñòï+4Ó pwmti,twl4030-pwm?pwmledti,twl4030-pwmled?pwrbuttonti,twl4030-pwrbuttonÛkeypadti,twl4030-keypadÛJZmadcti,twl4030-madcÛmÓði2c@48072000 ti,omap3-i2cH €Û9+æi2c2 8disabledi2c@48060000 ti,omap3-i2cH€Û=+æi2c3N† gdefaultuómailbox@48094000ti,omap3-mailboxæmailboxH @Û‹�mbox-dsp ¯ ºspi@48098000ti,omap2-mcspiH €ÛA+æmcspi1Å@?#$%&'()* Dtx0rx0tx1rx1tx2rx2tx3rx3gdefaultuôspi@4809a000ti,omap2-mcspiH  ÛB+æmcspi2Å ?+,-.Dtx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH €Û[+æmcspi3Å ?Dtx0rx0tx1rx1gdefaultuõspi@480ba000ti,omap2-mcspiH  Û0+æmcspi4Å?FGDtx0rx01w@480b2000 ti,omap3-1wH Û:æhdq1wmmc@4809c000ti,omap3-hsmmcH ÀÛSæmmc1Ó?=>Dtxrxàögdefaultu÷íøùù úmmc@480b4000ti,omap3-hsmmcH @ÛVæmmc2?/0Dtxrxgdefaultuûíü'mmc@480ad000ti,omap3-hsmmcH ÐÛ^æmmc3?MNDtxrx 8disabledmmu@480bd400:ti,omap2-iommuH Ô€Ûæmmu_ispGÓ mmu@5d000000:ti,omap2-iommu]€Ûæmmu_iva 8disabledwdt@48314000 ti,omap3-wdtH1@€ æwd_timer2mcbsp@48074000ti,omap3-mcbspH@ÿmpu Û;< Wcommontxrxg€æmcbsp1? DtxrxƒýŠfck 8disabledtarget-module@480a0000ti,sysc-omap2ti,syscH <H @H Drevsyscsyss+ƒþŠick+ ðH rng@0 ti,omap2-rng Û4mcbsp@49022000ti,omap3-mcbspI ÿI€ÿ mpusidetoneÛ>?Wcommontxrxsidetonegæmcbsp2mcbsp2_sidetone?!"Dtxrxƒÿ­Šfckick8okayÓmcbsp@49024000ti,omap3-mcbspI@ÿI ÿ mpusidetoneÛYZWcommontxrxsidetoneg€æmcbsp3mcbsp3_sidetone?Dtxrxƒ®Šfckick8okaygdefaultumcbsp@49026000ti,omap3-mcbspI`ÿmpu Û67 Wcommontxrxg€æmcbsp4?DtxrxƒŠfckv 8disabledmcbsp@48096000ti,omap3-mcbspH `ÿmpu ÛQR Wcommontxrxg€æmcbsp5?DtxrxƒŠfck 8disabledsham@480c3000ti,omap3-shamæshamH 0dÛ1?EDrx 8disabledtarget-module@48318000ti,sysc-omap2-timerti,syscH1€H1€H1€revsyscsyss' +ƒ·Šfckick+ ðH1€‡›timer@0ti,omap3430-timer€ƒŠfckÛ%¦µÅNtarget-module@49032000ti,sysc-omap2-timerti,syscI I I revsyscsyss' +ƒ¬Šfckick+ ðI timer@0ti,omap3430-timerÛ&timer@49034000ti,omap3430-timerI@Û'ætimer3timer@49036000ti,omap3430-timerI`Û(ætimer4timer@49038000ti,omap3430-timerI€Û)ætimer5Ütimer@4903a000ti,omap3430-timerI Û*ætimer6Ütimer@4903c000ti,omap3430-timerIÀÛ+ætimer7Ütimer@4903e000ti,omap3430-timerIàÛ,ætimer8éÜtimer@49040000ti,omap3430-timerIÛ-ætimer9étimer@48086000ti,omap3430-timerH`Û.ætimer10étimer@48088000ti,omap3430-timerH€Û/ætimer11étarget-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@revsyscsyss' +ƒ¶Šfckick+ ðH0@timer@0ti,omap3430-timerÛ_¦öusbhstll@48062000 ti,usbhs-tllH ÛN æusb_tll_hsusbhshost@48064000ti,usbhs-hostH@ æusb_host_hs+ð ehci-phyohci@48064400ti,ohci-omap3HDÛLehci@48064800 ti,ehci-omapHHÛM)gpmc@6e000000ti,omap3430-gpmcægpmcnÐÛ?Drxtx.:+n~ð0Ónand@0,0ti,omap2-nand  ÛL[msw}‹$�$¯¾Ñ$äò0H/H@6O+x-loader@0 aX-Loaderbootloaders@80000aU-Bootbootloaders_env@260000 aU-Boot Env&kernel@280000aKernel(@filesystem@680000 aFile Systemh˜usb_otg_hs@480ab000ti,omap3-musbH °Û\]Wmcdma æusb_otg_hsgrz ƒ’ )  šusb2-phy/¤2dss@48050000 ti,omap3-dssH 8disabled ædss_coreƒ¼Šfck+ðdispc@48050400ti,omap3-dispcHÛ ædss_dispcƒ¼Šfckencoder@4804fc00 ti,omap3-dsiHüHþ@Hÿ protophypllÛ 8disabled ædss_dsi1ƒ¼» Šfcksys_clk+encoder@48050800ti,omap3-rfbiH 8disabled ædss_rfbiƒ¼½Šfckickencoder@48050c00ti,omap3-vencH  8disabled ædss_vencƒ¹Šfckssi-controller@48058000 ti,omap3-ssiæssi8okayH€H�sysgddÛGWgdd_mpu+𠃆   Šssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portH H¨txrxÛCDssi-port@4805b000ti,omap3-ssi-portH°H¸txrxÛEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%Ø$+÷,Jÿisp@480bc000 ti,omap3-ispH ÀüH Ø|Ûª “ l±Ùports+bandgap@48002524H%$ti,omap34xx-bandgap½Ótarget-module@480cb000ti,sysc-omap3430-srti,syscæsmartreflex_coreH °$syscƒ Šfck+ ðH °smartreflex@0ti,omap3-smartreflex-coreÛtarget-module@480c9000ti,sysc-omap3430-srti,syscæsmartreflex_mpu_ivaH �$syscƒŠfck+ ðH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaÛtarget-module@50000000ti,sysc-omap2ti,syscPrevƒèŠfckick+ ðP@opp-tableoperating-points-v2-ti-cpu“ Óopp1-125000000ÓsY@ Úà˜à˜à˜èÿÿÿÿopp2-250000000Óæ²€ Úg8g8g8èÿÿÿÿùopp3-500000000ÓÍe ÚO€O€O€èÿÿÿÿopp4-550000000Ó ÈU€ Útxtxtxèÿÿÿÿopp5-600000000Ó#ÃF Ú™p™p™pèÿÿÿÿopp6-720000000Ó*êT Ú™p™p™pèÿÿÿÿthermal-zonescpu-thermalú&è4N Atripscpu_alertQ8€]ÐzpassiveÓcpu_critQ_�]Ð zcriticalcooling-mapsmap0h mÿÿÿÿÿÿÿÿmemory@80000000smemory€hsusb2_power_regregulator-fixed šhsusb2_vbus©2Z Á2Z  |ú�pÓhsusb2_phyusb-nop-xceiv ’ž4Ósoundti,omap-twl4030 ©omap3beagle²regulator-mmc2-sdio-poweronregulator-fixedšregulator-mmc2-sdio-poweron©0°Á0° |�'Óügpio_poweroffgdefaultugpio-poweroff   compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskstatusdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplycd-gpiosbus-widthnon-removablecap-power-off-card#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespoweriommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbsp