Ð þí8œ( �dUheadacoustics,omap3-ha-lcdtechnexion,omap3-tao3530ti,omap3430ti,omap34xxti,omap3 +77TI OMAP3 HEAD acoustics LCD-baseboard with TAO3530 SOMchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpuˆŒ“cpuŸ“à­ÁÐÜpmu@54000000arm,cortex-a8-pmuˆT€äïdebugsssocti,omap-inframpu ti,omap3-mpuïmpuiva ti,iva2.2ïivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busˆhä +ùïl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ùHscm@2000ti,omap3-scmsimple-busˆ + ù pinmux@30 ti,omap3-padconfpinctrl-singleˆ08+ 5Sÿpdefault ~ pinmux_hsusbb2_pins`ˆÀÂÄ Æ È Ê ¤ ¦ ¨ ª ¬ ® Üpinmux_mmc1_pinsPˆ "$&Üøpinmux_mmc2_pins0ˆ(*,.02Üüpinmux_wlan_gpioˆ^pinmux_uart3_pinsˆnApÜípinmux_i2c3_pinsˆ’”Üôpinmux_mcspi1_pins ˆ˜šœžÜõpinmux_mcspi3_pins ˆ¬®°²Üöpinmux_mcbsp3_pins ˆ<>@BÜpinmux_twl4030_pinsˆ°AÜîpinmux_sound2_pinsˆnpinmux_led_blue_pinsˆàÜ pinmux_led_green_pinsˆöÜ pinmux_led_red_pinsˆþÜ pinmux_poweroff_pinsˆŽÜpinmux_powerdown_input_pinsˆ�Üfpga_boot0_pins ˆêìîðÜfpga_boot1_pins ˆrtvxÜpinmux_touchscreen_irq_pinsˆ4pinmux_touchscreen_wake_pinsˆüÜ pinmux_dss_dpi_pinsàˆ¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚÜ pinmux_lte430_pinsˆ8Üpinmux_backlight_pinsˆ:Üscm_conf@270sysconsimple-busˆp0+ ùp0Ü pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapˆ°œ pbias_mmc_omap2430£pbias_mmc_omap2430²w@Ê-ÆÀÜ÷clocks+clock@68 ti,clkselˆhâclock-mcbsp5-mux-fckâti,composite-mux-clockïmcbsp5_mux_fckŒÜclock-mcbsp3-mux-fckâti,composite-mux-clockïmcbsp3_mux_fckŒÜclock-mcbsp4-mux-fckâti,composite-mux-clockïmcbsp4_mux_fckŒÜmcbsp5_fckâti,composite-clockŒÜclock@4 ti,clkselˆâclock-mcbsp1-mux-fckâti,composite-mux-clockïmcbsp1_mux_fckŒÜclock-mcbsp2-mux-fckâti,composite-mux-clockïmcbsp2_mux_fckŒÜmcbsp1_fckâti,composite-clockŒÜþmcbsp2_fckâti,composite-clockŒÜmcbsp3_fckâti,composite-clockŒÜmcbsp4_fckâti,composite-clockŒÜclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleˆ \+ 5Sÿpinmux_twl4030_vpins ˆÜïtarget-module@480a6000ti,sysc-omap2ti,syscˆH `DH `HH `Lrevsyscsyss &4Œ“ick+ ùH `  Adisabledaes1@0 ti,omap3-aesˆPäH  Mtxrxtarget-module@480c5000ti,sysc-omap2ti,syscˆH PDH PHH PLrevsyscsyss &4Œ“ick+ ùH P  Adisabledaes2@0 ti,omap3-aesˆPäHABMtxrxprm@48306000 ti,omap3-prmˆH0`@ä clocks+virt_16_8m_ckâ fixed-clockWYÜ#osc_sys_ck@d40â ti,mux-clockŒ !"#ˆ @Ü$sys_ck@1270âti,divider-clockŒ$gˆprÜ)sys_clkout1@d70âti,gate-clockŒ$ˆ pdpll3_x2_ckâfixed-factor-clockŒ%‰”dpll3_m2x2_ckâfixed-factor-clockŒ&‰”Ü(dpll4_x2_ckâfixed-factor-clockŒ'‰”corex2_fckâfixed-factor-clockŒ(‰”Ü*wkup_l4_ickâfixed-factor-clockŒ)‰”Üicorex2_d3_fckâfixed-factor-clockŒ*‰”Ü‘corex2_d5_fckâfixed-factor-clockŒ*‰”Ü’clockdomainscm@48004000 ti,omap3-cmˆH@@clocks+dummy_apb_pclkâ fixed-clockWomap_32k_fckâ fixed-clockW€ÜOvirt_12m_ckâ fixed-clockW·Üvirt_13m_ckâ fixed-clockWÆ]@Üvirt_19200000_ckâ fixed-clockW$øÜ virt_26000000_ckâ fixed-clockWŒº€Ü!virt_38_4m_ckâ fixed-clockWIðÜ"dpll4_ck@d00âti,omap3-dpll-per-clockŒ))ˆ D 0Ü'dpll4_m2_ck@d48âti,divider-clockŒ'g?ˆ HrÜ+dpll4_m2x2_mul_ckâfixed-factor-clockŒ+‰”Ü,dpll4_m2x2_ck@d00âti,gate-clockŒ,ˆ žÜ-omap_96m_alwon_fckâfixed-factor-clockŒ-‰”Ü9dpll3_ck@d00âti,omap3-dpll-core-clockŒ))ˆ @ 0Ü%clock@1140 ti,clkselˆ@âclock-dpll3-m3âti,divider-clock ïdpll3_m3_ckŒ%grÜ3clock-dpll4-m6âti,divider-clock ïdpll4_m6_ckŒ'g?rÜEclock-emu-src-muxâ ti,mux-clockïemu_src_mux_ckŒ)./0Ü}clock-pclk-fckâti,divider-clock ïpclk_fckŒ1grclock-pclkx2-fckâti,divider-clock ïpclkx2_fckŒ1grclock-atclk-fckâti,divider-clock ïatclk_fckŒ1grclock-traceclk-src-fckâ ti,mux-clockïtraceclk_src_fckŒ)./0Ü2clock-traceclk-fckâti,divider-clock ïtraceclk_fckŒ2 grdpll3_m3x2_mul_ckâfixed-factor-clockŒ3‰”Ü4dpll3_m3x2_ck@d00âti,gate-clockŒ4 ˆ žÜ5emu_core_alwon_ckâfixed-factor-clockŒ5‰”Ü.sys_altclkâ fixed-clockWÜ<mcbsp_clksâ fixed-clockWÜcore_ckâfixed-factor-clockŒ&‰”Ü6dpll1_fck@940âti,divider-clockŒ6gˆ @rÜ7dpll1_ck@904âti,omap3-dpll-clockŒ)7ˆ  $ @ 4Üdpll1_x2_ckâfixed-factor-clockŒ‰”Ü8dpll1_x2m2_ck@944âti,divider-clockŒ8gˆ DrÜLcm_96m_fckâfixed-factor-clockŒ9‰”Ü:clock@d40 ti,clkselˆ @âclock-dpll3-m2âti,divider-clock ïdpll3_m2_ckŒ%grÜ&clock-omap-96m-fckâ ti,mux-clock ïomap_96m_fckŒ:)Ü`clock-omap-54m-fckâ ti,mux-clock ïomap_54m_fckŒ;<ÜHclock-omap-48m-fckâ ti,mux-clock ïomap_48m_fckŒ=<Ü@clock@e40 ti,clkselˆ@âclock-dpll4-m3âti,divider-clock ïdpll4_m3_ckŒ'g rÜ>clock-dpll4-m4âti,divider-clock ïdpll4_m4_ckŒ'grÜAdpll4_m3x2_mul_ckâfixed-factor-clockŒ>‰”Ü?dpll4_m3x2_ck@d00âti,gate-clockŒ?ˆ žÜ;cm_96m_d2_fckâfixed-factor-clockŒ:‰”Ü=omap_12m_fckâfixed-factor-clockŒ@‰”Üadpll4_m4x2_mul_ckâti,fixed-factor-clockŒA´ÂÏÜBdpll4_m4x2_ck@d00âti,gate-clockŒBˆ žÏÜedpll4_m5_ck@f40âti,divider-clockŒ'g?ˆ@rÜCdpll4_m5x2_mul_ckâti,fixed-factor-clockŒC´ÂÏÜDdpll4_m5x2_ck@d00âti,gate-clockŒDˆ žÏÜ�dpll4_m6x2_mul_ckâfixed-factor-clockŒE‰”ÜFdpll4_m6x2_ck@d00âti,gate-clockŒFˆ žÜGemu_per_alwon_ckâfixed-factor-clockŒG‰”Ü/clock@d70 ti,clkselˆ pâclock-clkout2-src-gateâ ti,composite-no-wait-gate-clockïclkout2_src_gate_ckŒ6ÜJclock-clkout2-src-muxâti,composite-mux-clockïclkout2_src_mux_ckŒ6):HÜKclock-sys-clkout2âti,divider-clock ïsys_clkout2ŒIg@âclkout2_src_ckâti,composite-clockŒJKÜImpu_ckâfixed-factor-clockŒL‰”ÜMarm_fck@924âti,divider-clockŒMˆ $gemu_mpu_alwon_ckâfixed-factor-clockŒM‰”Ü0clock@a40 ti,clkselˆ @âclock-l3-ickâti,divider-clockïl3_ickŒ6grÜNclock-l4-ickâti,divider-clockïl4_ickŒNgrÜPclock-gpt10-mux-fckâti,composite-mux-clockïgpt10_mux_fckŒO)Ü]clock-gpt11-mux-fckâti,composite-mux-clockïgpt11_mux_fckŒO)Ü_clock-ssi-ssr-div-fck-3430es2âti,composite-divider-clockïssi_ssr_div_fck_3430es2Œ*$ø܆clock@c40 ti,clkselˆ @âclock-rm-ickâti,divider-clockïrm_ickŒPgrclock-gpt1-mux-fckâti,composite-mux-clock ïgpt1_mux_fckŒO)Ühclock-usim-mux-fckâti,composite-mux-clock ïusim_mux_fck(Œ)QRSTUVWXYrÜŠclock@a00 ti,clkselˆ âclock-gpt10-gate-fckâti,composite-gate-clockïgpt10_gate_fckŒ) Ü\clock-gpt11-gate-fckâti,composite-gate-clockïgpt11_gate_fckŒ) Ü^clock-mmchs2-fckâti,wait-gate-clock ïmmchs2_fckŒÜ¿clock-mmchs1-fckâti,wait-gate-clock ïmmchs1_fckŒÜÀclock-i2c3-fckâti,wait-gate-clock ïi2c3_fckŒÜÁclock-i2c2-fckâti,wait-gate-clock ïi2c2_fckŒÜÂclock-i2c1-fckâti,wait-gate-clock ïi2c1_fckŒÜÃclock-mcbsp5-gate-fckâti,composite-gate-clockïmcbsp5_gate_fckŒ Üclock-mcbsp1-gate-fckâti,composite-gate-clockïmcbsp1_gate_fckŒ Üclock-mcspi4-fckâti,wait-gate-clock ïmcspi4_fckŒZÜÄclock-mcspi3-fckâti,wait-gate-clock ïmcspi3_fckŒZÜÅclock-mcspi2-fckâti,wait-gate-clock ïmcspi2_fckŒZÜÆclock-mcspi1-fckâti,wait-gate-clock ïmcspi1_fckŒZÜÇclock-uart2-fckâti,wait-gate-clock ïuart2_fckŒZÜÈclock-uart1-fckâti,wait-gate-clock ïuart1_fckŒZ ÜÉclock-hdq-fckâti,wait-gate-clockïhdq_fckŒ[ÜÊclock-modem-fckâti,omap3-interface-clock ïmodem_fckŒ)Üæclock-mspro-fckâti,wait-gate-clock ïmspro_fckŒclock-ssi-ssr-gate-fck-3430es2â ti,composite-no-wait-gate-clockïssi_ssr_gate_fck_3430es2Œ*Ü…clock-mmchs3-fckâti,wait-gate-clock ïmmchs3_fckŒÜâgpt10_fckâti,composite-clockŒ\]gpt11_fckâti,composite-clockŒ^_core_96m_fckâfixed-factor-clockŒ`‰”Ücore_48m_fckâfixed-factor-clockŒ@‰”ÜZcore_12m_fckâfixed-factor-clockŒa‰”Ü[core_l3_ickâfixed-factor-clockŒN‰”Übclock@a10 ti,clkselˆ âclock-sdrc-ickâti,wait-gate-clock ïsdrc_ickŒbÜ•clock-mmchs2-ickâti,omap3-interface-clock ïmmchs2_ickŒcÜËclock-mmchs1-ickâti,omap3-interface-clock ïmmchs1_ickŒcÜÌclock-hdq-ickâti,omap3-interface-clockïhdq_ickŒcÜÍclock-mcspi4-ickâti,omap3-interface-clock ïmcspi4_ickŒcÜÎclock-mcspi3-ickâti,omap3-interface-clock ïmcspi3_ickŒcÜÏclock-mcspi2-ickâti,omap3-interface-clock ïmcspi2_ickŒcÜÐclock-mcspi1-ickâti,omap3-interface-clock ïmcspi1_ickŒcÜÑclock-i2c3-ickâti,omap3-interface-clock ïi2c3_ickŒcÜÒclock-i2c2-ickâti,omap3-interface-clock ïi2c2_ickŒcÜÓclock-i2c1-ickâti,omap3-interface-clock ïi2c1_ickŒcÜÔclock-uart2-ickâti,omap3-interface-clock ïuart2_ickŒcÜÕclock-uart1-ickâti,omap3-interface-clock ïuart1_ickŒc ÜÖclock-gpt11-ickâti,omap3-interface-clock ïgpt11_ickŒc Ü×clock-gpt10-ickâti,omap3-interface-clock ïgpt10_ickŒc ÜØclock-mcbsp5-ickâti,omap3-interface-clock ïmcbsp5_ickŒc ÜÙclock-mcbsp1-ickâti,omap3-interface-clock ïmcbsp1_ickŒc ÜÚclock-omapctrl-ickâti,omap3-interface-clock ïomapctrl_ickŒcÜÛclock-aes2-ickâti,omap3-interface-clock ïaes2_ickŒcÜclock-sha12-ickâti,omap3-interface-clock ïsha12_ickŒcÜÜclock-icr-ickâti,omap3-interface-clockïicr_ickŒcclock-des2-ickâti,omap3-interface-clock ïdes2_ickŒcclock-mspro-ickâti,omap3-interface-clock ïmspro_ickŒcclock-mailboxes-ickâti,omap3-interface-clockïmailboxes_ickŒcclock-sad2d-ickâti,omap3-interface-clock ïsad2d_ickŒNÜçclock-hsotgusb-ick-3430es2â"ti,omap3-hsotgusb-interface-clockïhsotgusb_ick_3430es2ŒbÜ–clock-ssi-ick-3430es2âti,omap3-ssi-interface-clockïssi_ick_3430es2ŒdÜclock-mmchs3-ickâti,omap3-interface-clock ïmmchs3_ickŒcÜágpmc_fckâfixed-factor-clockŒb‰”core_l4_ickâfixed-factor-clockŒP‰”Ücclock@e00 ti,clkselˆâclock-dss-tv-fckâti,gate-clock ïdss_tv_fckŒHܺclock-dss-96m-fckâti,gate-clock ïdss_96m_fckŒ`Ü»clock-dss2-alwon-fckâti,gate-clockïdss2_alwon_fckŒ)ܼclock-dss1-alwon-fck-3430es2âti,dss-gate-clockïdss1_alwon_fck_3430es2ŒeÏܽdummy_ckâ fixed-clockWclock@c00 ti,clkselˆ âclock-gpt1-gate-fckâti,composite-gate-clockïgpt1_gate_fckŒ)Ügclock-gpio1-dbckâti,gate-clock ïgpio1_dbckŒfܱclock-wdt2-fckâti,wait-gate-clock ïwdt2_fckŒfܲclock-sr1-fckâti,wait-gate-clockïsr1_fckŒ)Üclock-sr2-fckâti,wait-gate-clockïsr2_fckŒ)Üclock-usim-gate-fckâti,composite-gate-clockïusim_gate_fckŒ` ܉gpt1_fckâti,composite-clockŒghÜwkup_32k_fckâfixed-factor-clockŒO‰”Üfclock@c10 ti,clkselˆ âclock-wdt2-ickâti,omap3-interface-clock ïwdt2_ickŒiܳclock-wdt1-ickâti,omap3-interface-clock ïwdt1_ickŒiÜ´clock-gpio1-ickâti,omap3-interface-clock ïgpio1_ickŒiܵclock-omap-32ksync-ickâti,omap3-interface-clockïomap_32ksync_ickŒiܶclock-gpt12-ickâti,omap3-interface-clock ïgpt12_ickŒiÜ·clock-gpt1-ickâti,omap3-interface-clock ïgpt1_ickŒiܸclock-usim-ickâti,omap3-interface-clock ïusim_ickŒi ܹper_96m_fckâfixed-factor-clockŒ9‰”Üper_48m_fckâfixed-factor-clockŒ@‰”Üjclock@1000 ti,clkselˆâclock-uart3-fckâti,wait-gate-clock ïuart3_fckŒj Ü—clock-gpt2-gate-fckâti,composite-gate-clockïgpt2_gate_fckŒ)Ülclock-gpt3-gate-fckâti,composite-gate-clockïgpt3_gate_fckŒ)Ünclock-gpt4-gate-fckâti,composite-gate-clockïgpt4_gate_fckŒ)Üpclock-gpt5-gate-fckâti,composite-gate-clockïgpt5_gate_fckŒ)Ürclock-gpt6-gate-fckâti,composite-gate-clockïgpt6_gate_fckŒ)Ütclock-gpt7-gate-fckâti,composite-gate-clockïgpt7_gate_fckŒ)Üvclock-gpt8-gate-fckâti,composite-gate-clockïgpt8_gate_fckŒ) Üxclock-gpt9-gate-fckâti,composite-gate-clockïgpt9_gate_fckŒ) Üzclock-gpio6-dbckâti,gate-clock ïgpio6_dbckŒkܘclock-gpio5-dbckâti,gate-clock ïgpio5_dbckŒkÜ™clock-gpio4-dbckâti,gate-clock ïgpio4_dbckŒkÜšclock-gpio3-dbckâti,gate-clock ïgpio3_dbckŒkÜ›clock-gpio2-dbckâti,gate-clock ïgpio2_dbckŒk Üœclock-wdt3-fckâti,wait-gate-clock ïwdt3_fckŒk Ü�clock-mcbsp2-gate-fckâti,composite-gate-clockïmcbsp2_gate_fckŒÜclock-mcbsp3-gate-fckâti,composite-gate-clockïmcbsp3_gate_fckŒÜclock-mcbsp4-gate-fckâti,composite-gate-clockïmcbsp4_gate_fckŒÜclock@1040 ti,clkselˆ@âclock-gpt2-mux-fckâti,composite-mux-clock ïgpt2_mux_fckŒO)Ümclock-gpt3-mux-fckâti,composite-mux-clock ïgpt3_mux_fckŒO)Üoclock-gpt4-mux-fckâti,composite-mux-clock ïgpt4_mux_fckŒO)Üqclock-gpt5-mux-fckâti,composite-mux-clock ïgpt5_mux_fckŒO)Üsclock-gpt6-mux-fckâti,composite-mux-clock ïgpt6_mux_fckŒO)Üuclock-gpt7-mux-fckâti,composite-mux-clock ïgpt7_mux_fckŒO)Üwclock-gpt8-mux-fckâti,composite-mux-clock ïgpt8_mux_fckŒO)Üyclock-gpt9-mux-fckâti,composite-mux-clock ïgpt9_mux_fckŒO)Ü{gpt2_fckâti,composite-clockŒlmÜgpt3_fckâti,composite-clockŒnogpt4_fckâti,composite-clockŒpqgpt5_fckâti,composite-clockŒrsgpt6_fckâti,composite-clockŒtugpt7_fckâti,composite-clockŒvwgpt8_fckâti,composite-clockŒxygpt9_fckâti,composite-clockŒz{per_32k_alwon_fckâfixed-factor-clockŒO‰”Ükper_l4_ickâfixed-factor-clockŒP‰”Ü|clock@1010 ti,clkselˆâclock-gpio6-ickâti,omap3-interface-clock ïgpio6_ickŒ|Üžclock-gpio5-ickâti,omap3-interface-clock ïgpio5_ickŒ|ÜŸclock-gpio4-ickâti,omap3-interface-clock ïgpio4_ickŒ|Ü clock-gpio3-ickâti,omap3-interface-clock ïgpio3_ickŒ|Ü¡clock-gpio2-ickâti,omap3-interface-clock ïgpio2_ickŒ| Ü¢clock-wdt3-ickâti,omap3-interface-clock ïwdt3_ickŒ| Ü£clock-uart3-ickâti,omap3-interface-clock ïuart3_ickŒ| ܤclock-uart4-ickâti,omap3-interface-clock ïuart4_ickŒ|Ü¥clock-gpt9-ickâti,omap3-interface-clock ïgpt9_ickŒ| ܦclock-gpt8-ickâti,omap3-interface-clock ïgpt8_ickŒ| ܧclock-gpt7-ickâti,omap3-interface-clock ïgpt7_ickŒ|ܨclock-gpt6-ickâti,omap3-interface-clock ïgpt6_ickŒ|Ü©clock-gpt5-ickâti,omap3-interface-clock ïgpt5_ickŒ|ܪclock-gpt4-ickâti,omap3-interface-clock ïgpt4_ickŒ|Ü«clock-gpt3-ickâti,omap3-interface-clock ïgpt3_ickŒ|ܬclock-gpt2-ickâti,omap3-interface-clock ïgpt2_ickŒ|Ü­clock-mcbsp2-ickâti,omap3-interface-clock ïmcbsp2_ickŒ|Ü®clock-mcbsp3-ickâti,omap3-interface-clock ïmcbsp3_ickŒ|ܯclock-mcbsp4-ickâti,omap3-interface-clock ïmcbsp4_ickŒ|ܰemu_src_ckâti,clkdm-gate-clockŒ}Ü1secure_32k_fckâ fixed-clockW€Ü~gpt12_fckâfixed-factor-clockŒ~‰”Üwdt1_fckâfixed-factor-clockŒ~‰”security_l4_ick2âfixed-factor-clockŒP‰”Üclock@a14 ti,clkselˆ âclock-aes1-ickâti,omap3-interface-clock ïaes1_ickŒÜclock-rng-ickâti,omap3-interface-clockïrng_ickŒÜÿclock-sha11-ickâti,omap3-interface-clock ïsha11_ickŒclock-des1-ickâti,omap3-interface-clock ïdes1_ickŒclock-pka-ickâti,omap3-interface-clockïpka_ickŒ€clock@f00 ti,clkselˆâclock-cam-mclkâti,gate-clock ïcam_mclkŒ�Ïclock-csi2-96m-fckâti,gate-clock ïcsi2_96m_fckŒÜäcam_ick@f10â!ti,omap3-no-wait-interface-clockŒPˆÜãsecurity_l3_ickâfixed-factor-clockŒN‰”Ü€ssi_l4_ickâfixed-factor-clockŒP‰”Üdsr_l4_ickâfixed-factor-clockŒP‰”dpll2_fck@40âti,divider-clockŒ6gˆ@rÜ‚dpll2_ck@4âti,omap3-dpll-clockŒ)‚ˆ$@4܃dpll2_m2_ck@44âti,divider-clockŒƒgˆDrÜ„iva2_ck@0âti,wait-gate-clockŒ„ˆÜåclock@a18 ti,clkselˆ âclock-mad2d-ickâti,omap3-interface-clock ïmad2d_ickŒNÜèclock-usbtll-ickâti,omap3-interface-clock ïusbtll_ickŒcÜàssi_ssr_fck_3430es2âti,composite-clockŒ…†܇ssi_sst_fck_3430es2âfixed-factor-clockŒ‡‰”Ü sys_d2_ckâfixed-factor-clockŒ)‰”ÜQomap_96m_d2_fckâfixed-factor-clockŒ`‰”ÜRomap_96m_d4_fckâfixed-factor-clockŒ`‰”ÜSomap_96m_d8_fckâfixed-factor-clockŒ`‰”ÜTomap_96m_d10_fckâfixed-factor-clockŒ`‰” ÜUdpll5_m2_d4_ckâfixed-factor-clockŒˆ‰”ÜVdpll5_m2_d8_ckâfixed-factor-clockŒˆ‰”ÜWdpll5_m2_d16_ckâfixed-factor-clockŒˆ‰”ÜXdpll5_m2_d20_ckâfixed-factor-clockŒˆ‰”ÜYusim_fckâti,composite-clockŒ‰Šdpll5_ck@d04âti,omap3-dpll-clockŒ))ˆ  $ L 4Ü‹dpll5_m2_ck@d50âti,divider-clockŒ‹gˆ Pr܈sgx_gate_fck@b00âti,composite-gate-clockŒ6ˆ Ü“core_d3_ckâfixed-factor-clockŒ6‰”ÜŒcore_d4_ckâfixed-factor-clockŒ6‰”Ü�core_d6_ckâfixed-factor-clockŒ6‰”ÜŽomap_192m_alwon_fckâfixed-factor-clockŒ-‰”Ü�core_d2_ckâfixed-factor-clockŒ6‰”Ü�sgx_mux_fck@b40âti,composite-mux-clock ŒŒ�Ž:��‘’ˆ @Ü”sgx_fckâti,composite-clockŒ“”Üsgx_ick@b10âti,wait-gate-clockŒNˆ Üécpefuse_fck@a08âti,gate-clockŒ)ˆ ÜÝts_fck@a08âti,gate-clockŒOˆ ÜÞusbtll_fck@a08âti,wait-gate-clockŒˆˆ Üßdss_ick_3430es2@e10âti,omap3-dss-interface-clockŒPˆܾusbhost_120m_fck@1400âti,gate-clockŒˆˆÜêusbhost_48m_fck@1400âti,dss-gate-clockŒ@ˆÜëusbhost_ick@1410âti,omap3-dss-interface-clockŒPˆÜìclockdomainscore_l3_clkdmti,clockdomainŒ•–dpll3_clkdmti,clockdomainŒ%dpll1_clkdmti,clockdomainŒper_clkdmti,clockdomainhŒ—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°emu_clkdmti,clockdomainŒ1dpll4_clkdmti,clockdomainŒ'wkup_clkdmti,clockdomain$Œ±²³´µ¶·¸¹dss_clkdmti,clockdomainŒº»¼½¾core_l4_clkdmti,clockdomain”Œ¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâcam_clkdmti,clockdomainŒãäiva2_clkdmti,clockdomainŒådpll2_clkdmti,clockdomainŒƒd2d_clkdmti,clockdomain Œæçèdpll5_clkdmti,clockdomainŒ‹sgx_clkdmti,clockdomainŒéusbhost_clkdmti,clockdomain Œêëìtarget-module@48320000ti,sysc-omap2ti,syscˆH2H2 revsysc&Œf¶“fckick+ ùH2counter@0ti,omap-counter32kˆ interrupt-controller@48200000ti,omap3-intc ˆH Ütarget-module@48056000ti,sysc-omap2ti,syscˆH`H`,H`(revsyscsyss# 2 &4Œb“ick+ ùH`dma-controller@0ti,omap3430-sdmati,omap-sdmaˆä @K X`Ügpio@48310000ti,omap3-gpioˆH1äïgpio1ew‡ gpio@49050000ti,omap3-gpioˆIäïgpio2w‡ gpio@49052000ti,omap3-gpioˆI äïgpio3w‡ gpio@49054000ti,omap3-gpioˆI@ä ïgpio4w‡ gpio@49056000ti,omap3-gpioˆI`ä!ïgpio5w‡ Ügpio@49058000ti,omap3-gpioˆI€ä"ïgpio6w‡ Üserial@4806a000ti,omap3-uartˆH  “HH12Mtxrxïuart1WÜlserial@4806c000ti,omap3-uartˆHÀ“IH34Mtxrxïuart2WÜlserial@49020000ti,omap3-uartˆI“JH56Mtxrxïuart3WÜlpdefault~íi2c@48070000 ti,omap3-i2cˆH€ä8+ïi2c1W'¬@twl@48ˆHä  ti,twl4030 pdefault~îïaudioti,twl4030-audiocodecrtcti,twl4030-rtcä bciti,twl4030-bciä §ðµñ Ávacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 £vdd_ehci²w@Êw@Òregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1² 'ÀÊ Üregulator-vdacti,twl4030-vdac²w@Êw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1²:�Ê0°Üùregulator-vmmc2ti,twl4030-vmmc2²:�Ê0°regulator-vusb1v5ti,twl4030-vusb1v5Üòregulator-vusb1v8ti,twl4030-vusb1v8Üóregulator-vusb3v1ti,twl4030-vusb3v1Üðregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2²w@Êw@Òregulator-vsimti,twl4030-vsim²w@Ê-ÆÀÜúgpioti,twl4030-gpiow‡ æòý¡ÄÜûtwl4030-usbti,twl4030-usbä  òó&ð4=Ü pwmti,twl4030-pwmHpwmledti,twl4030-pwmledHpwrbuttonti,twl4030-pwrbuttonäkeypadti,twl4030-keypadäScmadcti,twl4030-madcävÜñi2c@48072000 ti,omap3-i2cˆH €ä9+ïi2c2 Adisabledi2c@48060000 ti,omap3-i2cˆH€ä=+ïi2c3W† pdefault~ômailbox@48094000ti,omap3-mailboxïmailboxˆH @䈔¦mbox-dsp ¸ Ãspi@48098000ti,omap2-mcspiˆH €äA+ïmcspi1Î@H#$%&'()* Mtx0rx0tx1rx1tx2rx2tx3rx3pdefault~õspi@4809a000ti,omap2-mcspiˆH  äB+ïmcspi2Î H+,-.Mtx0rx0tx1rx1spi@480b8000ti,omap2-mcspiˆH €ä[+ïmcspi3Î HMtx0rx0tx1rx1pdefault~öspi@480ba000ti,omap2-mcspiˆH  ä0+ïmcspi4ÎHFGMtx0rx01w@480b2000 ti,omap3-1wˆH ä:ïhdq1wmmc@4809c000ti,omap3-hsmmcˆH ÀäSïmmc1ÜH=>Mtxrxé÷pdefault~øöùú ûmmc@480b4000ti,omap3-hsmmcˆH @äVïmmc2H/0Mtxrxpdefault~üöý"0mmc@480ad000ti,omap3-hsmmcˆH Ðä^ïmmc3HMNMtxrx Adisabledmmu@480bd400Cti,omap2-iommuˆH Ô€äïmmu_ispPÜmmu@5d000000Cti,omap2-iommuˆ]€äïmmu_iva Adisabledwdt@48314000 ti,omap3-wdtˆH1@€ ïwd_timer2mcbsp@48074000ti,omap3-mcbspˆH@ÿmpu ä;< `commontxrxp€ïmcbsp1H MtxrxŒþ“fck Adisabledtarget-module@480a0000ti,sysc-omap2ti,syscˆH <H @H Drevsyscsyss&4Œÿ“ick+ ùH rng@0 ti,omap2-rngˆ ä4mcbsp@49022000ti,omap3-mcbspˆI ÿI€ÿ mpusidetoneä>?`commontxrxsidetonepïmcbsp2mcbsp2_sidetoneH!"MtxrxŒ®“fckickAokayÜmcbsp@49024000ti,omap3-mcbspˆI@ÿI ÿ mpusidetoneäYZ`commontxrxsidetonep€ïmcbsp3mcbsp3_sidetoneHMtxrxŒ¯“fckickAokaypdefault~mcbsp@49026000ti,omap3-mcbspˆI`ÿmpu ä67 `commontxrxp€ïmcbsp4HMtxrxŒ“fck Adisabledmcbsp@48096000ti,omap3-mcbspˆH `ÿmpu äQR `commontxrxp€ïmcbsp5HMtxrxŒ“fck Adisabledsham@480c3000ti,omap3-shamïshamˆH 0dä1HEMrx Adisabledtarget-module@48318000ti,sysc-omap2-timerti,syscˆH1€H1€H1€revsyscsyss' &4Œ¸“fckick+ ùH1€�¤timer@0ti,omap3430-timerˆ€Œ“fckä%¯¾ÎOtarget-module@49032000ti,sysc-omap2-timerti,syscˆI I I revsyscsyss' &4Œ­“fckick+ ùI timer@0ti,omap3430-timerˆä&timer@49034000ti,omap3430-timerˆI@ä'ïtimer3timer@49036000ti,omap3430-timerˆI`ä(ïtimer4timer@49038000ti,omap3430-timerˆI€ä)ïtimer5åtimer@4903a000ti,omap3430-timerˆI ä*ïtimer6åtimer@4903c000ti,omap3430-timerˆIÀä+ïtimer7åtimer@4903e000ti,omap3430-timerˆIàä,ïtimer8òåtimer@49040000ti,omap3430-timerˆIä-ïtimer9òtimer@48086000ti,omap3430-timerˆH`ä.ïtimer10òtimer@48088000ti,omap3430-timerˆH€ä/ïtimer11òtarget-module@48304000ti,sysc-omap2-timerti,syscˆH0@H0@H0@revsyscsyss' &4Œ·“fckick+ ùH0@timer@0ti,omap3430-timerˆä_¯ÿusbhstll@48062000 ti,usbhs-tllˆH äN ïusb_tll_hsusbhshost@48064000ti,usbhs-hostˆH@ ïusb_host_hs+ù ehci-phyohci@48064400ti,ohci-omap3ˆHDäLehci@48064800 ti,ehci-omapˆHHäM2gpmc@6e000000ti,omap3430-gpmcïgpmcˆnÐäHMrxtx7C+ w‡ù0Ü nand@0,0ti,omap2-nand ˆ  äUdvsw†”$¦$¸ÇÚ$íû0 'H8HI6X+x-loader@0 jX-Loaderˆbootloaders@80000jU-Bootˆbootloaders_env@260000 jU-Boot Envˆ&kernel@280000jKernelˆ(@filesystem@680000 jFile Systemˆh˜usb_otg_hs@480ab000ti,omap3-musbˆH °ä\]`mcdma ïusb_otg_hsp{ƒ Œ› 2  £usb2-phy8­2dss@48050000 ti,omap3-dssˆHAokay ïdss_coreŒ½“fck+ùpdefault~ dispc@48050400ti,omap3-dispcˆHä ïdss_dispcŒ½“fckencoder@4804fc00 ti,omap3-dsiˆHüHþ@Hÿ protophypllä Adisabled ïdss_dsi1Œ½¼ “fcksys_clk+encoder@48050800ti,omap3-rfbiˆH Adisabled ïdss_rfbiŒ½¾“fckickencoder@48050c00ti,omap3-vencˆH  Adisabled ïdss_vencŒº“fckportendpoint³ ÃÜssi-controller@48058000 ti,omap3-ssiïssiAokayˆH€H�sysgddäG`gdd_mpu+ù Œ‡  “ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portˆH H¨txrxäCDssi-port@4805b000ti,omap3-ssi-portˆH°H¸txrxäEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleˆH%Ø$+ 5Sÿisp@480bc000 ti,omap3-ispˆH ÀüH Ø|äΜ lÕâports+bandgap@48002524ˆH%$ti,omap34xx-bandgapáÜtarget-module@480cb000ti,sysc-omap3430-srti,syscïsmartreflex_coreˆH °$syscŒ“fck+ ùH °smartreflex@0ti,omap3-smartreflex-coreˆätarget-module@480c9000ti,sysc-omap3430-srti,syscïsmartreflex_mpu_ivaˆH �$syscŒ“fck+ ùH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaˆätarget-module@50000000ti,sysc-omap2ti,syscˆPrevŒé“fckick+ ùP@opp-tableoperating-points-v2-ti-cpuœ Üopp1-125000000÷sY@ þà˜à˜à˜ ÿÿÿÿopp2-250000000÷æ²€ þg8g8g8 ÿÿÿÿopp3-500000000÷Íe þO€O€O€ ÿÿÿÿopp4-550000000÷ ÈU€ þtxtxtx ÿÿÿÿopp5-600000000÷#ÃF þ™p™p™p ÿÿÿÿopp6-720000000÷*êT þ™p™p™p ÿÿÿÿ)thermal-zonescpu-thermal4úJèXN etripscpu_alertu8€�ЃpassiveÜcpu_critu_��Ð ƒcriticalcooling-mapsmap0Œ ‘ÿÿÿÿÿÿÿÿmemory@80000000|memoryˆ€hsusb2_power_regregulator-fixed £hsusb2_vbus²2Z Ê2Z   û¥pÜhsusb2_phyusb-nop-xceiv ¶Â=Üsoundti,omap-twl4030 Íomap3beagleÖregulator-mmc2-sdio-poweronregulator-fixed£regulator-mmc2-sdio-poweron²0°Ê0°  ¥'Üýgpio_poweroffpdefault~gpio-poweroff display panel-dpijlcdpdefault~ ß portendpoint³Ü panel-timingWÜÖPì ôàü( V   +  8 B O \ fbacklightgpio-backlightpdefault~   v compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskstatusdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplycd-gpiosbus-widthnon-removablecap-power-off-card#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbspenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-on