Ð þí)§8(‹ä0ti,omap3-gta04ti,omap3630ti,omap36xxti,omap3 +7Goldelico GTA04A3/Letux 2804chosen=/ocp@68000000/serial@49020000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/mmc@4809c000]/ocp@68000000/mmc@480b4000b/ocp@68000000/serial@4806a000j/ocp@68000000/serial@4806c000r/ocp@68000000/serial@49020000z/ocp@68000000/serial@49042000‚/spi/td028ttec1@0 ‹/connectorcpus+cpu@0arm,cortex-a8”cpu ¤«cpu·“àÅÙäóÿ'pmu@54000000arm,cortex-a8-pmu T€debugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus h +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus  +  pinmux@30 ti,omap3-padconfpinctrl-single 08+#2CXvÿ“default¡ÿïpinmux_hsusb2_pins0«¤ ¦ ¨ ª ¬ ® ÿpinmux_uart1_pins«RLÿépinmux_uart2_pins«JHÿêpinmux_uart3_pins«npÿðpinmux_mmc1_pins0«ÿbacklight_pins_pinmux«Šÿ1pinmux_dss_dpi_pins૤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚÿpinmux_gps_pins«F ÿëhdq_pins«–ÿpinmux_bmp085_pins«ÿøpinmux_bma180_pins« ÿûpinmux_itg3200_pins«ˆÿüpinmux_hmc5843_pins«ÿþpinmux_penirq_pins«dÿÿpinmux_camera_pins «ÜÞàâäæèêìîðòôöøúüþ pinmux_mcbsp1_pins0«\^`bfhÿ pinmux_mcbsp2_pins « ÿ pinmux_mcbsp3_pins «<>@Bÿpinmux_mcbsp4_pins«TVZÿpinmux_twl4030_pins«°Aÿòscm_conf@270sysconsimple-bus p0+ p0ÿpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap °¿pbias_mmc_omap2430Æpbias_mmc_omap2430Õw@í-ÆÀÿclocks+clock@68 ti,clksel hclock-mcbsp5-mux-fckti,composite-mux-clockmcbsp5_mux_fck¤ %ÿ clock-mcbsp3-mux-fckti,composite-mux-clockmcbsp3_mux_fck¤ ÿclock-mcbsp4-mux-fckti,composite-mux-clockmcbsp4_mux_fck¤ %ÿmcbsp5_fckti,composite-clock¤ ÿclock@4 ti,clksel clock-mcbsp1-mux-fckti,composite-mux-clockmcbsp1_mux_fck¤ %ÿclock-mcbsp2-mux-fckti,composite-mux-clockmcbsp2_mux_fck¤ %ÿmcbsp1_fckti,composite-clock¤ ÿ mcbsp2_fckti,composite-clock¤ÿ mcbsp3_fckti,composite-clock¤ÿmcbsp4_fckti,composite-clock¤ÿclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single  \+#2CXvÿpinmux_gpio1_pins«AAÿèpinmux_twl4030_vpins «ÿótarget-module@480a6000ti,sysc-omap2ti,sysc H `DH `HH `L2revsyscsyss< IW¤«ick+ H ` aes1@0 ti,omap3-aes Pd  itxrxtarget-module@480c5000ti,sysc-omap2ti,sysc H PDH PHH PL2revsyscsyss< IW¤«ick+ H P aes2@0 ti,omap3-aes PdABitxrxprm@48306000 ti,omap3-prm H0`@ clocks+virt_16_8m_ck fixed-clocksYÿosc_sys_ck@d40 ti,mux-clock¤  @ÿsys_ck@1270ti,divider-clock¤%ƒ pŽÿ#sys_clkout1@d70ti,gate-clock¤  p%dpll3_x2_ckfixed-factor-clock¤¥°dpll3_m2x2_ckfixed-factor-clock¤ ¥°ÿ"dpll4_x2_ckfixed-factor-clock¤!¥°corex2_fckfixed-factor-clock¤"¥°ÿ$wkup_l4_ickfixed-factor-clock¤#¥°ÿccorex2_d3_fckfixed-factor-clock¤$¥°ÿ‹corex2_d5_fckfixed-factor-clock¤$¥°ÿŒclockdomainscm@48004000 ti,omap3-cm H@@clocks+dummy_apb_pclk fixed-clocksomap_32k_fck fixed-clocks€ÿIvirt_12m_ck fixed-clocks·ÿvirt_13m_ck fixed-clocksÆ]@ÿvirt_19200000_ck fixed-clocks$øÿvirt_26000000_ck fixed-clocksŒº€ÿvirt_38_4m_ck fixed-clocksIðÿdpll4_ck@d00ti,omap3-dpll-per-j-type-clock¤##  D 0ÿ!dpll4_m2_ck@d48ti,divider-clock¤!ƒ?  HŽÿ%dpll4_m2x2_mul_ckfixed-factor-clock¤%¥°ÿ&dpll4_m2x2_ck@d00ti,hsdiv-gate-clock¤&%  ºÿ'omap_96m_alwon_fckfixed-factor-clock¤'¥°ÿ3dpll3_ck@d00ti,omap3-dpll-core-clock¤##  @ 0ÿclock@1140 ti,clksel @clock-dpll3-m3ti,divider-clock dpll3_m3_ck¤%ƒŽÿ-clock-dpll4-m6ti,divider-clock dpll4_m6_ck¤!%ƒ?Žÿ?clock-emu-src-mux ti,mux-clockemu_src_mux_ck¤#()*ÿwclock-pclk-fckti,divider-clock pclk_fck¤+%ƒŽclock-pclkx2-fckti,divider-clock pclkx2_fck¤+%ƒŽclock-atclk-fckti,divider-clock atclk_fck¤+%ƒŽclock-traceclk-src-fck ti,mux-clocktraceclk_src_fck¤#()*%ÿ,clock-traceclk-fckti,divider-clock traceclk_fck¤,% ƒŽdpll3_m3x2_mul_ckfixed-factor-clock¤-¥°ÿ.dpll3_m3x2_ck@d00ti,hsdiv-gate-clock¤.%   ºÿ/emu_core_alwon_ckfixed-factor-clock¤/¥°ÿ(sys_altclk fixed-clocksÿ6mcbsp_clks fixed-clocksÿ core_ckfixed-factor-clock¤ ¥°ÿ0dpll1_fck@940ti,divider-clock¤0%ƒ  @Žÿ1dpll1_ck@904ti,omap3-dpll-clock¤#1   $ @ 4ÿdpll1_x2_ckfixed-factor-clock¤¥°ÿ2dpll1_x2m2_ck@944ti,divider-clock¤2ƒ  DŽÿFcm_96m_fckfixed-factor-clock¤3¥°ÿ4clock@d40 ti,clksel  @clock-dpll3-m2ti,divider-clock dpll3_m2_ck¤%ƒŽÿ clock-omap-96m-fck ti,mux-clock omap_96m_fck¤4#%ÿZclock-omap-54m-fck ti,mux-clock omap_54m_fck¤56%ÿBclock-omap-48m-fck ti,mux-clock omap_48m_fck¤76%ÿ:clock@e40 ti,clksel @clock-dpll4-m3ti,divider-clock dpll4_m3_ck¤!%ƒ Žÿ8clock-dpll4-m4ti,divider-clock dpll4_m4_ck¤!ƒŽÿ;dpll4_m3x2_mul_ckfixed-factor-clock¤8¥°ÿ9dpll4_m3x2_ck@d00ti,hsdiv-gate-clock¤9%  ºÿ5cm_96m_d2_fckfixed-factor-clock¤4¥°ÿ7omap_12m_fckfixed-factor-clock¤:¥°ÿ[dpll4_m4x2_mul_ckti,fixed-factor-clock¤;ÐÞëÿ<dpll4_m4x2_ck@d00ti,gate-clock¤<%  ºëÿ_dpll4_m5_ck@f40ti,divider-clock¤!ƒ? @Žÿ=dpll4_m5x2_mul_ckti,fixed-factor-clock¤=ÐÞëÿ>dpll4_m5x2_ck@d00ti,hsdiv-gate-clock¤>%  ºëÿ{dpll4_m6x2_mul_ckfixed-factor-clock¤?¥°ÿ@dpll4_m6x2_ck@d00ti,hsdiv-gate-clock¤@%  ºÿAemu_per_alwon_ckfixed-factor-clock¤A¥°ÿ)clock@d70 ti,clksel  pclock-clkout2-src-gate ti,composite-no-wait-gate-clockclkout2_src_gate_ck¤0%ÿDclock-clkout2-src-muxti,composite-mux-clockclkout2_src_mux_ck¤0#4BÿEclock-sys-clkout2ti,divider-clock sys_clkout2¤C%ƒ@þclkout2_src_ckti,composite-clock¤DEÿCmpu_ckfixed-factor-clock¤F¥°ÿGarm_fck@924ti,divider-clock¤G  $ƒemu_mpu_alwon_ckfixed-factor-clock¤G¥°ÿ*clock@a40 ti,clksel  @clock-l3-ickti,divider-clockl3_ick¤0ƒŽÿHclock-l4-ickti,divider-clockl4_ick¤H%ƒŽÿJclock-gpt10-mux-fckti,composite-mux-clockgpt10_mux_fck¤I#%ÿWclock-gpt11-mux-fckti,composite-mux-clockgpt11_mux_fck¤I#%ÿYclock-ssi-ssr-div-fck-3430es2ti,composite-divider-clockssi_ssr_div_fck_3430es2¤$%$ÿ€clock@c40 ti,clksel  @clock-rm-ickti,divider-clockrm_ick¤J%ƒŽclock-gpt1-mux-fckti,composite-mux-clock gpt1_mux_fck¤I#ÿbclock-usim-mux-fckti,composite-mux-clock usim_mux_fck(¤#KLMNOPQRS%Žÿ„clock@a00 ti,clksel  clock-gpt10-gate-fckti,composite-gate-clockgpt10_gate_fck¤#% ÿVclock-gpt11-gate-fckti,composite-gate-clockgpt11_gate_fck¤#% ÿXclock-mmchs2-fckti,wait-gate-clock mmchs2_fck¤%ÿºclock-mmchs1-fckti,wait-gate-clock mmchs1_fck¤%ÿ»clock-i2c3-fckti,wait-gate-clock i2c3_fck¤%ÿ¼clock-i2c2-fckti,wait-gate-clock i2c2_fck¤%ÿ½clock-i2c1-fckti,wait-gate-clock i2c1_fck¤%ÿ¾clock-mcbsp5-gate-fckti,composite-gate-clockmcbsp5_gate_fck¤ % ÿ clock-mcbsp1-gate-fckti,composite-gate-clockmcbsp1_gate_fck¤ % ÿ clock-mcspi4-fckti,wait-gate-clock mcspi4_fck¤T%ÿ¿clock-mcspi3-fckti,wait-gate-clock mcspi3_fck¤T%ÿÀclock-mcspi2-fckti,wait-gate-clock mcspi2_fck¤T%ÿÁclock-mcspi1-fckti,wait-gate-clock mcspi1_fck¤T%ÿÂclock-uart2-fckti,wait-gate-clock uart2_fck¤T%ÿÃclock-uart1-fckti,wait-gate-clock uart1_fck¤T% ÿÄclock-hdq-fckti,wait-gate-clockhdq_fck¤U%ÿÅclock-modem-fckti,omap3-interface-clock modem_fck¤#%ÿáclock-mspro-fckti,wait-gate-clock mspro_fck¤%clock-ssi-ssr-gate-fck-3430es2 ti,composite-no-wait-gate-clockssi_ssr_gate_fck_3430es2¤$%ÿclock-mmchs3-fckti,wait-gate-clock mmchs3_fck¤%ÿÝgpt10_fckti,composite-clock¤VWgpt11_fckti,composite-clock¤XYcore_96m_fckfixed-factor-clock¤Z¥°ÿcore_48m_fckfixed-factor-clock¤:¥°ÿTcore_12m_fckfixed-factor-clock¤[¥°ÿUcore_l3_ickfixed-factor-clock¤H¥°ÿ\clock@a10 ti,clksel  clock-sdrc-ickti,wait-gate-clock sdrc_ick¤\%ÿ�clock-mmchs2-ickti,omap3-interface-clock mmchs2_ick¤]%ÿÆclock-mmchs1-ickti,omap3-interface-clock mmchs1_ick¤]%ÿÇclock-hdq-ickti,omap3-interface-clockhdq_ick¤]%ÿÈclock-mcspi4-ickti,omap3-interface-clock mcspi4_ick¤]%ÿÉclock-mcspi3-ickti,omap3-interface-clock mcspi3_ick¤]%ÿÊclock-mcspi2-ickti,omap3-interface-clock mcspi2_ick¤]%ÿËclock-mcspi1-ickti,omap3-interface-clock mcspi1_ick¤]%ÿÌclock-i2c3-ickti,omap3-interface-clock i2c3_ick¤]%ÿÍclock-i2c2-ickti,omap3-interface-clock i2c2_ick¤]%ÿÎclock-i2c1-ickti,omap3-interface-clock i2c1_ick¤]%ÿÏclock-uart2-ickti,omap3-interface-clock uart2_ick¤]%ÿÐclock-uart1-ickti,omap3-interface-clock uart1_ick¤]% ÿÑclock-gpt11-ickti,omap3-interface-clock gpt11_ick¤]% ÿÒclock-gpt10-ickti,omap3-interface-clock gpt10_ick¤]% ÿÓclock-mcbsp5-ickti,omap3-interface-clock mcbsp5_ick¤]% ÿÔclock-mcbsp1-ickti,omap3-interface-clock mcbsp1_ick¤]% ÿÕclock-omapctrl-ickti,omap3-interface-clock omapctrl_ick¤]%ÿÖclock-aes2-ickti,omap3-interface-clock aes2_ick¤]%ÿclock-sha12-ickti,omap3-interface-clock sha12_ick¤]%ÿ×clock-icr-ickti,omap3-interface-clockicr_ick¤]%clock-des2-ickti,omap3-interface-clock des2_ick¤]%clock-mspro-ickti,omap3-interface-clock mspro_ick¤]%clock-mailboxes-ickti,omap3-interface-clockmailboxes_ick¤]%clock-sad2d-ickti,omap3-interface-clock sad2d_ick¤H%ÿâclock-hsotgusb-ick-3430es2"ti,omap3-hsotgusb-interface-clockhsotgusb_ick_3430es2¤\%ÿ�clock-ssi-ick-3430es2ti,omap3-ssi-interface-clockssi_ick_3430es2¤^%ÿclock-mmchs3-ickti,omap3-interface-clock mmchs3_ick¤]%ÿÜgpmc_fckfixed-factor-clock¤\¥°core_l4_ickfixed-factor-clock¤J¥°ÿ]clock@e00 ti,clksel clock-dss-tv-fckti,gate-clock dss_tv_fck¤B%ÿµclock-dss-96m-fckti,gate-clock dss_96m_fck¤Z%ÿ¶clock-dss2-alwon-fckti,gate-clockdss2_alwon_fck¤#%ÿ·clock-dss1-alwon-fck-3430es2ti,dss-gate-clockdss1_alwon_fck_3430es2¤_%ëÿ¸dummy_ck fixed-clocksclock@c00 ti,clksel  clock-gpt1-gate-fckti,composite-gate-clockgpt1_gate_fck¤#%ÿaclock-gpio1-dbckti,gate-clock gpio1_dbck¤`%ÿ¬clock-wdt2-fckti,wait-gate-clock wdt2_fck¤`%ÿ­clock-sr1-fckti,wait-gate-clocksr1_fck¤#%ÿ#clock-sr2-fckti,wait-gate-clocksr2_fck¤#%ÿ"clock-usim-gate-fckti,composite-gate-clockusim_gate_fck¤Z% ÿƒgpt1_fckti,composite-clock¤abÿwkup_32k_fckfixed-factor-clock¤I¥°ÿ`clock@c10 ti,clksel  clock-wdt2-ickti,omap3-interface-clock wdt2_ick¤c%ÿ®clock-wdt1-ickti,omap3-interface-clock wdt1_ick¤c%ÿ¯clock-gpio1-ickti,omap3-interface-clock gpio1_ick¤c%ÿ°clock-omap-32ksync-ickti,omap3-interface-clockomap_32ksync_ick¤c%ÿ±clock-gpt12-ickti,omap3-interface-clock gpt12_ick¤c%ÿ²clock-gpt1-ickti,omap3-interface-clock gpt1_ick¤c%ÿ³clock-usim-ickti,omap3-interface-clock usim_ick¤c% ÿ´per_96m_fckfixed-factor-clock¤3¥°ÿ per_48m_fckfixed-factor-clock¤:¥°ÿdclock@1000 ti,clksel clock-uart3-fckti,wait-gate-clock uart3_fck¤d% ÿ‘clock-gpt2-gate-fckti,composite-gate-clockgpt2_gate_fck¤#%ÿfclock-gpt3-gate-fckti,composite-gate-clockgpt3_gate_fck¤#%ÿhclock-gpt4-gate-fckti,composite-gate-clockgpt4_gate_fck¤#%ÿjclock-gpt5-gate-fckti,composite-gate-clockgpt5_gate_fck¤#%ÿlclock-gpt6-gate-fckti,composite-gate-clockgpt6_gate_fck¤#%ÿnclock-gpt7-gate-fckti,composite-gate-clockgpt7_gate_fck¤#%ÿpclock-gpt8-gate-fckti,composite-gate-clockgpt8_gate_fck¤#% ÿrclock-gpt9-gate-fckti,composite-gate-clockgpt9_gate_fck¤#% ÿtclock-gpio6-dbckti,gate-clock gpio6_dbck¤e%ÿ’clock-gpio5-dbckti,gate-clock gpio5_dbck¤e%ÿ“clock-gpio4-dbckti,gate-clock gpio4_dbck¤e%ÿ”clock-gpio3-dbckti,gate-clock gpio3_dbck¤e%ÿ•clock-gpio2-dbckti,gate-clock gpio2_dbck¤e% ÿ–clock-wdt3-fckti,wait-gate-clock wdt3_fck¤e% ÿ—clock-mcbsp2-gate-fckti,composite-gate-clockmcbsp2_gate_fck¤ %ÿclock-mcbsp3-gate-fckti,composite-gate-clockmcbsp3_gate_fck¤ %ÿclock-mcbsp4-gate-fckti,composite-gate-clockmcbsp4_gate_fck¤ %ÿclock-uart4-fckti,wait-gate-clock uart4_fck¤d%ÿ«clock@1040 ti,clksel @clock-gpt2-mux-fckti,composite-mux-clock gpt2_mux_fck¤I#ÿgclock-gpt3-mux-fckti,composite-mux-clock gpt3_mux_fck¤I#%ÿiclock-gpt4-mux-fckti,composite-mux-clock gpt4_mux_fck¤I#%ÿkclock-gpt5-mux-fckti,composite-mux-clock gpt5_mux_fck¤I#%ÿmclock-gpt6-mux-fckti,composite-mux-clock gpt6_mux_fck¤I#%ÿoclock-gpt7-mux-fckti,composite-mux-clock gpt7_mux_fck¤I#%ÿqclock-gpt8-mux-fckti,composite-mux-clock gpt8_mux_fck¤I#%ÿsclock-gpt9-mux-fckti,composite-mux-clock gpt9_mux_fck¤I#%ÿugpt2_fckti,composite-clock¤fgÿgpt3_fckti,composite-clock¤higpt4_fckti,composite-clock¤jkgpt5_fckti,composite-clock¤lmgpt6_fckti,composite-clock¤nogpt7_fckti,composite-clock¤pqgpt8_fckti,composite-clock¤rsgpt9_fckti,composite-clock¤tuper_32k_alwon_fckfixed-factor-clock¤I¥°ÿeper_l4_ickfixed-factor-clock¤J¥°ÿvclock@1010 ti,clksel clock-gpio6-ickti,omap3-interface-clock gpio6_ick¤v%ÿ˜clock-gpio5-ickti,omap3-interface-clock gpio5_ick¤v%ÿ™clock-gpio4-ickti,omap3-interface-clock gpio4_ick¤v%ÿšclock-gpio3-ickti,omap3-interface-clock gpio3_ick¤v%ÿ›clock-gpio2-ickti,omap3-interface-clock gpio2_ick¤v% ÿœclock-wdt3-ickti,omap3-interface-clock wdt3_ick¤v% ÿ�clock-uart3-ickti,omap3-interface-clock uart3_ick¤v% ÿžclock-uart4-ickti,omap3-interface-clock uart4_ick¤v%ÿŸclock-gpt9-ickti,omap3-interface-clock gpt9_ick¤v% ÿ clock-gpt8-ickti,omap3-interface-clock gpt8_ick¤v% ÿ¡clock-gpt7-ickti,omap3-interface-clock gpt7_ick¤v%ÿ¢clock-gpt6-ickti,omap3-interface-clock gpt6_ick¤v%ÿ£clock-gpt5-ickti,omap3-interface-clock gpt5_ick¤v%ÿ¤clock-gpt4-ickti,omap3-interface-clock gpt4_ick¤v%ÿ¥clock-gpt3-ickti,omap3-interface-clock gpt3_ick¤v%ÿ¦clock-gpt2-ickti,omap3-interface-clock gpt2_ick¤v%ÿ§clock-mcbsp2-ickti,omap3-interface-clock mcbsp2_ick¤v%ÿ¨clock-mcbsp3-ickti,omap3-interface-clock mcbsp3_ick¤v%ÿ©clock-mcbsp4-ickti,omap3-interface-clock mcbsp4_ick¤v%ÿªemu_src_ckti,clkdm-gate-clock¤wÿ+secure_32k_fck fixed-clocks€ÿxgpt12_fckfixed-factor-clock¤x¥°ÿwdt1_fckfixed-factor-clock¤x¥°security_l4_ick2fixed-factor-clock¤J¥°ÿyclock@a14 ti,clksel  clock-aes1-ickti,omap3-interface-clock aes1_ick¤y%ÿclock-rng-ickti,omap3-interface-clockrng_ick¤y%ÿ clock-sha11-ickti,omap3-interface-clock sha11_ick¤y%clock-des1-ickti,omap3-interface-clock des1_ick¤y%clock-pka-ickti,omap3-interface-clockpka_ick¤z%clock@f00 ti,clksel clock-cam-mclkti,gate-clock cam_mclk¤{%ëclock-csi2-96m-fckti,gate-clock csi2_96m_fck¤%ÿßcam_ick@f10!ti,omap3-no-wait-interface-clock¤J %ÿÞsecurity_l3_ickfixed-factor-clock¤H¥°ÿzssi_l4_ickfixed-factor-clock¤J¥°ÿ^sr_l4_ickfixed-factor-clock¤J¥°dpll2_fck@40ti,divider-clock¤0%ƒ @Žÿ|dpll2_ck@4ti,omap3-dpll-clock¤#| $@4 2:ÿ}dpll2_m2_ck@44ti,divider-clock¤}ƒ DŽÿ~iva2_ck@0ti,wait-gate-clock¤~ %ÿàclock@a18 ti,clksel  clock-mad2d-ickti,omap3-interface-clock mad2d_ick¤H%ÿãclock-usbtll-ickti,omap3-interface-clock usbtll_ick¤]%ÿÛssi_ssr_fck_3430es2ti,composite-clock¤€ÿ�ssi_sst_fck_3430es2fixed-factor-clock¤�¥°ÿsys_d2_ckfixed-factor-clock¤#¥°ÿKomap_96m_d2_fckfixed-factor-clock¤Z¥°ÿLomap_96m_d4_fckfixed-factor-clock¤Z¥°ÿMomap_96m_d8_fckfixed-factor-clock¤Z¥°ÿNomap_96m_d10_fckfixed-factor-clock¤Z¥° ÿOdpll5_m2_d4_ckfixed-factor-clock¤‚¥°ÿPdpll5_m2_d8_ckfixed-factor-clock¤‚¥°ÿQdpll5_m2_d16_ckfixed-factor-clock¤‚¥°ÿRdpll5_m2_d20_ckfixed-factor-clock¤‚¥°ÿSusim_fckti,composite-clock¤ƒ„dpll5_ck@d04ti,omap3-dpll-clock¤##   $ L 4 2ÿ…dpll5_m2_ck@d50ti,divider-clock¤…ƒ  PŽÿ‚sgx_gate_fck@b00ti,composite-gate-clock¤0%  ÿ�core_d3_ckfixed-factor-clock¤0¥°ÿ†core_d4_ckfixed-factor-clock¤0¥°ÿ‡core_d6_ckfixed-factor-clock¤0¥°ÿˆomap_192m_alwon_fckfixed-factor-clock¤'¥°ÿ‰core_d2_ckfixed-factor-clock¤0¥°ÿŠsgx_mux_fck@b40ti,composite-mux-clock ¤†‡ˆ4‰Š‹Œ  @ÿŽsgx_fckti,composite-clock¤�Žÿ$sgx_ick@b10ti,wait-gate-clock¤H  %ÿäcpefuse_fck@a08ti,gate-clock¤#  %ÿØts_fck@a08ti,gate-clock¤I  %ÿÙusbtll_fck@a08ti,wait-gate-clock¤‚  %ÿÚdss_ick_3430es2@e10ti,omap3-dss-interface-clock¤J %ÿ¹usbhost_120m_fck@1400ti,gate-clock¤‚ %ÿåusbhost_48m_fck@1400ti,dss-gate-clock¤: %ÿæusbhost_ick@1410ti,omap3-dss-interface-clock¤J %ÿçclockdomainscore_l3_clkdmti,clockdomain¤��dpll3_clkdmti,clockdomain¤dpll1_clkdmti,clockdomain¤per_clkdmti,clockdomainl¤‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«emu_clkdmti,clockdomain¤+dpll4_clkdmti,clockdomain¤!wkup_clkdmti,clockdomain$¤¬­®¯°±²³´dss_clkdmti,clockdomain¤µ¶·¸¹core_l4_clkdmti,clockdomain”¤º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝcam_clkdmti,clockdomain¤Þßiva2_clkdmti,clockdomain¤àdpll2_clkdmti,clockdomain¤}d2d_clkdmti,clockdomain ¤áâãdpll5_clkdmti,clockdomain¤…sgx_clkdmti,clockdomain¤äusbhost_clkdmti,clockdomain ¤åæçtarget-module@48320000ti,sysc-omap2ti,sysc H2H2 2revsyscI¤`±«fckick+ H2counter@0ti,omap-counter32k  interrupt-controller@48200000ti,omap3-intcC2 H ÿtarget-module@48056000ti,sysc-omap2ti,sysc H`H`,H`(2revsyscsyss<# N IW¤\«ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma  \g t`ÿgpio@48310000ti,omap3-gpio H1gpio1�“£C2“default¡èÿ(gpio@49050000ti,omap3-gpio Igpio2“£C2ÿýgpio@49052000ti,omap3-gpio I gpio3“£C2ÿgpio@49054000ti,omap3-gpio I@ gpio4“£C2ÿùgpio@49056000ti,omap3-gpio I`!gpio5“£C2ÿìgpio@49058000ti,omap3-gpio I€"gpio6“£C2ÿserial@4806a000ti,omap3-uart H  ¯Hd12itxrxuart1sÜl“default¡éserial@4806c000ti,omap3-uart HÀ¯Id34itxrxuart2sÜl“default¡êgnsswi2wi,w2sg0004“default¡ë ÃìÔíßîserial@49020000ti,omap3-uart I¯Jïnd56itxrxuart3sÜl“default¡ði2c@48070000 ti,omap3-i2c H€8+i2c1s'¬@twl@48 H ¤ñ«fck ti,twl4030C2“default¡òóaudioti,twl4030-audioêcodecúpowerti,twl4030-power-idlertcti,twl4030-rtc bciti,twl4030-bci )ô7õ CvacT0Ô`–watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1Õ&% í-ÆÀregulator-vaux2ti,twl4030-vaux2Õ*¹€í*¹€kÿregulator-vaux3ti,twl4030-vaux3Õ&% í&% regulator-vaux4ti,twl4030-vaux4Õ*¹€í0°ÿregulator-vdd1ti,twl4030-vdd1Õ 'Àí ÿregulator-vdacti,twl4030-vdacÕw@íw@ÿregulator-vioti,twl4030-vioÿúregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1Õ:�í0°ÿregulator-vmmc2ti,twl4030-vmmc2Õ:�í0°regulator-vusb1v5ti,twl4030-vusb1v5ÿöregulator-vusb1v8ti,twl4030-vusb1v8ÿ÷regulator-vusb3v1ti,twl4030-vusb3v1ÿôregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2Õw@íw@kÿregulator-vsimti,twl4030-vsimÕ*¹€í0°ÿígpioti,twl4030-gpio“£C2Š¡Ãtwl4030-usbti,twl4030-usb —ö¥÷³ôÁÊÿpwmti,twl4030-pwmÕpwmledti,twl4030-pwmledÕpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadàð disabledmadcti,twl4030-madc ÿõi2c@48072000 ti,omap3-i2c H €9+i2c2s€bmp085@77 bosch,bmp085 w“default¡ø ùú(úbma180@41 bosch,bma180 A“default¡û ùitg3200@68invensense,itg3200 h“default¡ü ýtca6507@45 ti,tca6507+ E“£ÿ6led@04gta04:red:aux led@14gta04:green:aux led@34gta04:red:power  :default-onled@44gta04:green:power led@6 gpiohmc5843@1ehoneywell,hmc5883l “default¡þ ùtsc2007@48 ti,tsc2007 H“default¡ÿ  ÎPX`às€†èŸ²Å ßm24lr64@50 atmel,24c64 Plis302@1dst,lis331dlhst,lis3lv02d  ö!3EWi { •2¦´ÃÒáðÿ ,;J Y i2c@48060000 ti,omap3-i2c H€=+i2c3s† mailbox@48094000ti,omap3-mailboxmailbox H @ht†mbox-dsp ˜ £spi@48098000ti,omap2-mcspi H €A+mcspi1®@d#$%&'()* itx0rx0tx1rx1tx2rx2tx3rx3 disabledspi@4809a000ti,omap2-mcspi H  B+mcspi2® d+,-.itx0rx0tx1rx1 disabledspi@480b8000ti,omap2-mcspi H €[+mcspi3® ditx0rx0tx1rx1 disabledspi@480ba000ti,omap2-mcspi H  0+mcspi4®dFGitx0rx0 disabled1w@480b2000 ti,omap3-1w H :hdq1w“default¡mmc@4809c000ti,omap3-hsmmc H ÀSmmc1¼d=>itxrxÉ“default¡Öâìýmmc@480b4000ti,omap3-hsmmc H @Vmmc2d/0itxrxÖâìmmc@480ad000ti,omap3-hsmmc H Ð^mmc3dMNitxrx disabledmmu@480bd400%ti,omap2-iommu H Ô€mmu_isp2ÿ!mmu@5d000000%ti,omap2-iommu ]€mmu_iva disabledwdt@48314000 ti,omap3-wdt H1@€ wd_timer2mcbsp@48074000ti,omap3-mcbsp H@ÿ2mpu ;< BcommontxrxR€mcbsp1d itxrx¤ «fckokaya“default¡ target-module@480a0000ti,sysc-omap2ti,sysc H <H @H D2revsyscsyss<IW¤ «ick+ H rng@0 ti,omap2-rng  4mcbsp@49022000ti,omap3-mcbsp I ÿI€ÿ 2mpusidetone>?BcommontxrxsidetoneRmcbsp2mcbsp2_sidetoned!"itxrx¤ ¨«fckickokay“default¡ ÿ)mcbsp@49024000ti,omap3-mcbsp I@ÿI ÿ 2mpusidetoneYZBcommontxrxsidetoneR€mcbsp3mcbsp3_sidetoneditxrx¤©«fckickokaya“default¡mcbsp@49026000ti,omap3-mcbsp I`ÿ2mpu 67 BcommontxrxR€mcbsp4ditxrx¤«fckaokay“default¡ÿ+mcbsp@48096000ti,omap3-mcbsp H `ÿ2mpu QR BcommontxrxR€mcbsp5ditxrx¤«fck disabledsham@480c3000ti,omap3-shamsham H 0d1dEirxtarget-module@48318000ti,sysc-omap2-timerti,sysc H1€H1€H1€2revsyscsyss<' IW¤³«fckick+ H1€r†timer@0ti,omap3430-timer €¤«fck%‘ °Itarget-module@49032000ti,sysc-omap2-timerti,sysc I I I 2revsyscsyss<' IW¤§«fckick+ I timer@0ti,omap3430-timer &timer@49034000ti,omap3430-timer I@'timer3timer@49036000ti,omap3430-timer I`(timer4timer@49038000ti,omap3430-timer I€)timer5Çtimer@4903a000ti,omap3430-timer I *timer6Çtimer@4903c000ti,omap3430-timer IÀ+timer7Çtimer@4903e000ti,omap3430-timer Ià,timer8ÔÇtimer@49040000ti,omap3430-timer I-timer9Ôtimer@48086000ti,omap3430-timer H`.timer10Ôtimer@48088000ti,omap3430-timer H€/timer11Ôÿ2target-module@48304000ti,sysc-omap2-timerti,sysc H0@H0@H0@2revsyscsyss<' IW¤²«fckick+ H0@timer@0ti,omap3430-timer _‘áusbhstll@48062000 ti,usbhs-tll H N usb_tll_hsusbhshost@48064000ti,usbhs-host H@ usb_host_hs+ ñehci-phyohci@48064400ti,ohci-omap3 HDLüehci@48064800 ti,ehci-omap HHM gpmc@6e000000ti,omap3430-gpmcgpmc nÐdirxtx  %+C2“£0ÿnand@0,0ti,omap2-nand    7ham1 G P+ _ q , ‘, £ ²" Å, Ø6 ç( ö@ R R '( 9 Qx-loader@0 4X-Loader bootloaders@800004U-Boot bootloaders_env@240000 4U-Boot Env $kernel@2800004Kernel (`filesystem@880000 4File System ˆusb_otg_hs@480ab000ti,omap3-musb H °\]Bmcdma usb_otg_hs b m u  ~ �  •usb2-phyÅ Ÿ2dss@48050000 ti,omap3-dss Hokay dss_core¤¸«fck+“default¡ ¥dispc@48050400ti,omap3-dispc H dss_dispc¤¸«fckencoder@4804fc00 ti,omap3-dsi HüHþ@Hÿ 2protophypll disabled dss_dsi1¤¸· «fcksys_clk+encoder@48050800ti,omap3-rfbi H disabled dss_rfbi¤¸¹«fckickencoder@48050c00ti,omap3-venc H okay dss_venc¤µ¶«fcktv_dac_clkportendpoint µ Å Ñÿ4portendpoint µ äÿ/ssi-controller@48058000 ti,omap3-ssissiokay H€H�2sysgddGBgdd_mpu+ ¤� «ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port H H¨2txrxCDssi-port@4805b000ti,omap3-ssi-port H°H¸2txrxEFserial@49042000ti,omap3-uart I PdQRitxrxuart4sÜlregulator-abb-mpu ti,abb-v1 Æabb_mpu_iva+ H0rðH0h2base-addressint-address ï¤#  ` )sO€7Èûÿpinmux@480025a0 ti,omap3-padconfpinctrl-single H% \+#2CXvÿ“default¡ pinmux_hsusb2_2_pins0«PRT V X Z ÿ spi_gpio_pinmux «8FHDÿ-isp@480bc000 ti,omap3-isp H ÀüH Ø 5!¿ð <ports+port@0 endpoint H ]â l w „ ‘ �bandgap@48002524 H%$ti,omap36xx-bandgap ©ÿ%target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_core H °82sysc< I¤"«fck+ H °smartreflex@0ti,omap3-smartreflex-core target-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_iva H �82sysc< I¤#«fck+ H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva target-module@50000000ti,sysc-omap4ti,sysc PþPþ 2revsysc N I¤$ä«fckick+ Popp-tableoperating-points-v2-ti-cpu¿ÿopp50-300000000 ¿á£ Æssssss Ôÿÿÿÿ åopp100-600000000 ¿#ÃF ÆO€O€O€O€O€O€ Ôÿÿÿÿopp130-800000000 ¿/¯ Æ7È7È7È7È7È7È Ôÿÿÿÿopp1g-1000000000 ¿;šÊ Æûûûûûû Ôÿÿÿÿopp_supplyti,omap-opp-supply ñûthermal-zonescpu-thermal ú "è 0N  =%tripscpu_alert M8€ YЛpassiveÿ&cpu_crit M_� YÐ ›criticalcooling-mapsmap0 d& i'ÿÿÿÿÿÿÿÿmemory@80000000”memory € fixedregulatorregulator-fixedÆldo_3v3Õ2Z í2Z kÿîoscillator fixed-clocksŒº€ÿñgpio-keys gpio-keysaux-button4aux x© Î( ƒantenna-detect gpio-keysgps-antenna-button 4GPS_EXT_ANT ‘ x  Îì ì ¢  ƒsoundti,omap-twl4030 ´gta04 ½)sound_telephonysimple-audio-card ÆGTA04 voice Ý* ÿ* i2s 7 \simple-audio-card,cpu ~+simple-audio-card,codec ~,ÿ*gsm_codecoption,gtm601aÿ,spi spi-gpio+“default¡- ˆ(  ’( �( ¨( ±td028ttec1@0tpo,td028ttec1  Á†  Ó Ü å.4lcdportendpoint µ/ÿbacklightpwm-backlight ï0· ôbacklight, þ (2<FPZd “default¡1ÿ.pwm-11ti,omap-dmtimer-pwm)2Õ3ÿ0hsusb2_phyusb-nop-xceiv CÊÿconnectorcomposite-video-connector4tvportendpoint µ3ÿ5opa362 ti,opa362 O(ports+port@0 endpoint µ4ÿport@1 endpoint µ5ÿ3wifi_pwrseqmmc-pwrseq-simple C6ÿpinmux_mcbsp1@48002274pinctrl-single H"t+\X v#“default¡7pinmux_mcbsp1_devconf0_pins wÿ7pinmux_tv_out@480022d8pinctrl-single H"Ø+\X v�#“default¡8pinmux_tv_acbias_devconf1_pins wÿ8 compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2mmc0mmc1serial0serial1serial2serial3display0display1device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedsirf,onoff-gpioslna-supplyvcc-supplyti,enable-vibrati,ramp_delay_valueti,system-power-controllerbci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnsstatus#io-channel-cellsvdda-supplyvddd-supplylabellinux,default-triggerti,x-plate-ohmstouchscreen-size-xtouchscreen-size-ytouchscreen-max-pressuretouchscreen-fuzz-xtouchscreen-fuzz-ytouchscreen-fuzz-pressuretouchscreen-inverted-yVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,click-click-time-limitst,click-latencyst,irq1-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthti,non-removablebroken-cdcap-power-off-cardmmc-pwrseq#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsti,nand-ecc-optrb-gpiosnand-bus-widthgpmc,device-widthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-off-nsgpmc,we-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,sync-clk-psmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyremote-endpointti,channelsti,invert-polaritydata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typeti,isp-clock-divisorti,strobe-modedata-shifthsync-activevsync-activedata-activepclk-sample#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelinux,codewakeup-sourcelinux,input-typedebounce-intervalti,modelti,mcbspsimple-audio-card,namesimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,formatsimple-audio-card,bitclock-inversionsimple-audio-card,frame-inversionsound-daisck-gpiosmiso-gpiosmosi-gpioscs-gpiosnum-chipselectsspi-max-frequencyspi-cpolspi-cphabacklightpwmspwm-namesbrightness-levelsdefault-brightness-levelti,timersti,clock-sourcereset-gpiosenable-gpiospinctrl-single,bit-per-muxpinctrl-single,bits