Ð þíM8( =Ø"ti,omap3-evmti,omap3430ti,omap3 +7TI OMAP35XX EVM (TMDSEVM3530)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpuˆŒ“cpuŸ“à­ÁÐÜpmu@54000000arm,cortex-a8-pmuˆT€äïdebugsssocti,omap-inframpu ti,omap3-mpuïmpuiva ti,iva2.2ïivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busˆhä +ùïl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ùHscm@2000ti,omap3-scmsimple-busˆ + ù pinmux@30 ti,omap3-padconfpinctrl-singleˆ08+ 5Sÿpdefault~Üçpinmux_twl4030_pinsˆ°AÜépinmux_dss_dpi_pins2°ˆ¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚÜpinmux_mmc1_pinsPˆ "$&Üôpinmux_mmc2_pinsPˆ(*,.02468:Üöpinmux_uart3_pinsˆnApÜèpinmux_ehci_port_select_pinsˆ˜Üpinmux_hsusb2_pins0ˆ¤ ¦ ¨ ª ¬ ® Üpinmux_wl12xx_gpioˆPNÜpinmux_smsc911x_pinsˆ¢Üscm_conf@270sysconsimple-busˆp0+ ùp0Üpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapˆ°œpbias_mmc_omap2430£pbias_mmc_omap2430²w@Ê-ÆÀÜñclocks+clock@68 ti,clkselˆhâclock-mcbsp5-mux-fckâti,composite-mux-clockïmcbsp5_mux_fckŒ Ü clock-mcbsp3-mux-fckâti,composite-mux-clockïmcbsp3_mux_fckŒ Üclock-mcbsp4-mux-fckâti,composite-mux-clockïmcbsp4_mux_fckŒ Ümcbsp5_fckâti,composite-clockŒ Üýclock@4 ti,clkselˆâclock-mcbsp1-mux-fckâti,composite-mux-clockïmcbsp1_mux_fckŒ Üclock-mcbsp2-mux-fckâti,composite-mux-clockïmcbsp2_mux_fckŒ Ümcbsp1_fckâti,composite-clockŒ Üømcbsp2_fckâti,composite-clockŒÜúmcbsp3_fckâti,composite-clockŒÜûmcbsp4_fckâti,composite-clockŒÜüclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singleˆ \+ 5Sÿpinmux_twl4030_vpins ˆÜêpinmux_dss_dpi_pins10ˆ  Ü target-module@480a6000ti,sysc-omap2ti,syscˆH `DH `HH `Lrevsyscsyss &4Œ“ick+ ùH ` aes1@0 ti,omap3-aesˆPäA  Ftxrxtarget-module@480c5000ti,sysc-omap2ti,syscˆH PDH PHH PLrevsyscsyss &4Œ“ick+ ùH P aes2@0 ti,omap3-aesˆPäAABFtxrxprm@48306000 ti,omap3-prmˆH0`@ä clocks+virt_16_8m_ckâ fixed-clockPYÜosc_sys_ck@d40â ti,mux-clockŒˆ @Üsys_ck@1270âti,divider-clockŒ`ˆpkÜ#sys_clkout1@d70âti,gate-clockŒˆ pdpll3_x2_ckâfixed-factor-clockŒ‚�dpll3_m2x2_ckâfixed-factor-clockŒ ‚�Ü"dpll4_x2_ckâfixed-factor-clockŒ!‚�corex2_fckâfixed-factor-clockŒ"‚�Ü$wkup_l4_ickâfixed-factor-clockŒ#‚�Üccorex2_d3_fckâfixed-factor-clockŒ$‚�Ü‹corex2_d5_fckâfixed-factor-clockŒ$‚�ÜŒclockdomainscm@48004000 ti,omap3-cmˆH@@clocks+dummy_apb_pclkâ fixed-clockPomap_32k_fckâ fixed-clockP€ÜIvirt_12m_ckâ fixed-clockP·Üvirt_13m_ckâ fixed-clockPÆ]@Üvirt_19200000_ckâ fixed-clockP$øÜvirt_26000000_ckâ fixed-clockPŒº€Üvirt_38_4m_ckâ fixed-clockPIðÜdpll4_ck@d00âti,omap3-dpll-per-clockŒ##ˆ D 0Ü!dpll4_m2_ck@d48âti,divider-clockŒ!`?ˆ HkÜ%dpll4_m2x2_mul_ckâfixed-factor-clockŒ%‚�Ü&dpll4_m2x2_ck@d00âti,gate-clockŒ&ˆ —Ü'omap_96m_alwon_fckâfixed-factor-clockŒ'‚�Ü3dpll3_ck@d00âti,omap3-dpll-core-clockŒ##ˆ @ 0Üclock@1140 ti,clkselˆ@âclock-dpll3-m3âti,divider-clock ïdpll3_m3_ckŒ`kÜ-clock-dpll4-m6âti,divider-clock ïdpll4_m6_ckŒ!`?kÜ?clock-emu-src-muxâ ti,mux-clockïemu_src_mux_ckŒ#()*Üwclock-pclk-fckâti,divider-clock ïpclk_fckŒ+`kclock-pclkx2-fckâti,divider-clock ïpclkx2_fckŒ+`kclock-atclk-fckâti,divider-clock ïatclk_fckŒ+`kclock-traceclk-src-fckâ ti,mux-clockïtraceclk_src_fckŒ#()*Ü,clock-traceclk-fckâti,divider-clock ïtraceclk_fckŒ, `kdpll3_m3x2_mul_ckâfixed-factor-clockŒ-‚�Ü.dpll3_m3x2_ck@d00âti,gate-clockŒ. ˆ —Ü/emu_core_alwon_ckâfixed-factor-clockŒ/‚�Ü(sys_altclkâ fixed-clockPÜ6mcbsp_clksâ fixed-clockPÜ core_ckâfixed-factor-clockŒ ‚�Ü0dpll1_fck@940âti,divider-clockŒ0`ˆ @kÜ1dpll1_ck@904âti,omap3-dpll-clockŒ#1ˆ  $ @ 4Üdpll1_x2_ckâfixed-factor-clockŒ‚�Ü2dpll1_x2m2_ck@944âti,divider-clockŒ2`ˆ DkÜFcm_96m_fckâfixed-factor-clockŒ3‚�Ü4clock@d40 ti,clkselˆ @âclock-dpll3-m2âti,divider-clock ïdpll3_m2_ckŒ`kÜ clock-omap-96m-fckâ ti,mux-clock ïomap_96m_fckŒ4#ÜZclock-omap-54m-fckâ ti,mux-clock ïomap_54m_fckŒ56ÜBclock-omap-48m-fckâ ti,mux-clock ïomap_48m_fckŒ76Ü:clock@e40 ti,clkselˆ@âclock-dpll4-m3âti,divider-clock ïdpll4_m3_ckŒ!` kÜ8clock-dpll4-m4âti,divider-clock ïdpll4_m4_ckŒ!`kÜ;dpll4_m3x2_mul_ckâfixed-factor-clockŒ8‚�Ü9dpll4_m3x2_ck@d00âti,gate-clockŒ9ˆ —Ü5cm_96m_d2_fckâfixed-factor-clockŒ4‚�Ü7omap_12m_fckâfixed-factor-clockŒ:‚�Ü[dpll4_m4x2_mul_ckâti,fixed-factor-clockŒ;­»ÈÜ<dpll4_m4x2_ck@d00âti,gate-clockŒ<ˆ —ÈÜ_dpll4_m5_ck@f40âti,divider-clockŒ!`?ˆ@kÜ=dpll4_m5x2_mul_ckâti,fixed-factor-clockŒ=­»ÈÜ>dpll4_m5x2_ck@d00âti,gate-clockŒ>ˆ —ÈÜ{dpll4_m6x2_mul_ckâfixed-factor-clockŒ?‚�Ü@dpll4_m6x2_ck@d00âti,gate-clockŒ@ˆ —ÜAemu_per_alwon_ckâfixed-factor-clockŒA‚�Ü)clock@d70 ti,clkselˆ pâclock-clkout2-src-gateâ ti,composite-no-wait-gate-clockïclkout2_src_gate_ckŒ0ÜDclock-clkout2-src-muxâti,composite-mux-clockïclkout2_src_mux_ckŒ0#4BÜEclock-sys-clkout2âti,divider-clock ïsys_clkout2ŒC`@Ûclkout2_src_ckâti,composite-clockŒDEÜCmpu_ckâfixed-factor-clockŒF‚�ÜGarm_fck@924âti,divider-clockŒGˆ $`emu_mpu_alwon_ckâfixed-factor-clockŒG‚�Ü*clock@a40 ti,clkselˆ @âclock-l3-ickâti,divider-clockïl3_ickŒ0`kÜHclock-l4-ickâti,divider-clockïl4_ickŒH`kÜJclock-gpt10-mux-fckâti,composite-mux-clockïgpt10_mux_fckŒI#ÜWclock-gpt11-mux-fckâti,composite-mux-clockïgpt11_mux_fckŒI#ÜYclock-ssi-ssr-div-fck-3430es2âti,composite-divider-clockïssi_ssr_div_fck_3430es2Œ$$ñÜ€clock@c40 ti,clkselˆ @âclock-rm-ickâti,divider-clockïrm_ickŒJ`kclock-gpt1-mux-fckâti,composite-mux-clock ïgpt1_mux_fckŒI#Übclock-usim-mux-fckâti,composite-mux-clock ïusim_mux_fck(Œ#KLMNOPQRSkÜ„clock@a00 ti,clkselˆ âclock-gpt10-gate-fckâti,composite-gate-clockïgpt10_gate_fckŒ# ÜVclock-gpt11-gate-fckâti,composite-gate-clockïgpt11_gate_fckŒ# ÜXclock-mmchs2-fckâti,wait-gate-clock ïmmchs2_fckŒܹclock-mmchs1-fckâti,wait-gate-clock ïmmchs1_fckŒܺclock-i2c3-fckâti,wait-gate-clock ïi2c3_fckŒÜ»clock-i2c2-fckâti,wait-gate-clock ïi2c2_fckŒܼclock-i2c1-fckâti,wait-gate-clock ïi2c1_fckŒܽclock-mcbsp5-gate-fckâti,composite-gate-clockïmcbsp5_gate_fckŒ  Ü clock-mcbsp1-gate-fckâti,composite-gate-clockïmcbsp1_gate_fckŒ  Ü clock-mcspi4-fckâti,wait-gate-clock ïmcspi4_fckŒTܾclock-mcspi3-fckâti,wait-gate-clock ïmcspi3_fckŒTÜ¿clock-mcspi2-fckâti,wait-gate-clock ïmcspi2_fckŒTÜÀclock-mcspi1-fckâti,wait-gate-clock ïmcspi1_fckŒTÜÁclock-uart2-fckâti,wait-gate-clock ïuart2_fckŒTÜÂclock-uart1-fckâti,wait-gate-clock ïuart1_fckŒT ÜÃclock-hdq-fckâti,wait-gate-clockïhdq_fckŒUÜÄclock-modem-fckâti,omap3-interface-clock ïmodem_fckŒ#Üàclock-mspro-fckâti,wait-gate-clock ïmspro_fckŒclock-ssi-ssr-gate-fck-3430es2â ti,composite-no-wait-gate-clockïssi_ssr_gate_fck_3430es2Œ$Üclock-mmchs3-fckâti,wait-gate-clock ïmmchs3_fckŒÜÜgpt10_fckâti,composite-clockŒVWgpt11_fckâti,composite-clockŒXYcore_96m_fckâfixed-factor-clockŒZ‚�Ücore_48m_fckâfixed-factor-clockŒ:‚�ÜTcore_12m_fckâfixed-factor-clockŒ[‚�ÜUcore_l3_ickâfixed-factor-clockŒH‚�Ü\clock@a10 ti,clkselˆ âclock-sdrc-ickâti,wait-gate-clock ïsdrc_ickŒ\Ü�clock-mmchs2-ickâti,omap3-interface-clock ïmmchs2_ickŒ]ÜÅclock-mmchs1-ickâti,omap3-interface-clock ïmmchs1_ickŒ]ÜÆclock-hdq-ickâti,omap3-interface-clockïhdq_ickŒ]ÜÇclock-mcspi4-ickâti,omap3-interface-clock ïmcspi4_ickŒ]ÜÈclock-mcspi3-ickâti,omap3-interface-clock ïmcspi3_ickŒ]ÜÉclock-mcspi2-ickâti,omap3-interface-clock ïmcspi2_ickŒ]ÜÊclock-mcspi1-ickâti,omap3-interface-clock ïmcspi1_ickŒ]ÜËclock-i2c3-ickâti,omap3-interface-clock ïi2c3_ickŒ]ÜÌclock-i2c2-ickâti,omap3-interface-clock ïi2c2_ickŒ]ÜÍclock-i2c1-ickâti,omap3-interface-clock ïi2c1_ickŒ]ÜÎclock-uart2-ickâti,omap3-interface-clock ïuart2_ickŒ]ÜÏclock-uart1-ickâti,omap3-interface-clock ïuart1_ickŒ] ÜÐclock-gpt11-ickâti,omap3-interface-clock ïgpt11_ickŒ] ÜÑclock-gpt10-ickâti,omap3-interface-clock ïgpt10_ickŒ] ÜÒclock-mcbsp5-ickâti,omap3-interface-clock ïmcbsp5_ickŒ] ÜÓclock-mcbsp1-ickâti,omap3-interface-clock ïmcbsp1_ickŒ] ÜÔclock-omapctrl-ickâti,omap3-interface-clock ïomapctrl_ickŒ]ÜÕclock-aes2-ickâti,omap3-interface-clock ïaes2_ickŒ]Üclock-sha12-ickâti,omap3-interface-clock ïsha12_ickŒ]ÜÖclock-icr-ickâti,omap3-interface-clockïicr_ickŒ]clock-des2-ickâti,omap3-interface-clock ïdes2_ickŒ]clock-mspro-ickâti,omap3-interface-clock ïmspro_ickŒ]clock-mailboxes-ickâti,omap3-interface-clockïmailboxes_ickŒ]clock-sad2d-ickâti,omap3-interface-clock ïsad2d_ickŒHÜáclock-hsotgusb-ick-3430es2â"ti,omap3-hsotgusb-interface-clockïhsotgusb_ick_3430es2Œ\Ü�clock-ssi-ick-3430es2âti,omap3-ssi-interface-clockïssi_ick_3430es2Œ^Ü clock-mmchs3-ickâti,omap3-interface-clock ïmmchs3_ickŒ]ÜÛgpmc_fckâfixed-factor-clockŒ\‚�core_l4_ickâfixed-factor-clockŒJ‚�Ü]clock@e00 ti,clkselˆâclock-dss-tv-fckâti,gate-clock ïdss_tv_fckŒBÜ´clock-dss-96m-fckâti,gate-clock ïdss_96m_fckŒZܵclock-dss2-alwon-fckâti,gate-clockïdss2_alwon_fckŒ#ܶclock-dss1-alwon-fck-3430es2âti,dss-gate-clockïdss1_alwon_fck_3430es2Œ_ÈÜ·dummy_ckâ fixed-clockPclock@c00 ti,clkselˆ âclock-gpt1-gate-fckâti,composite-gate-clockïgpt1_gate_fckŒ#Üaclock-gpio1-dbckâti,gate-clock ïgpio1_dbckŒ`Ü«clock-wdt2-fckâti,wait-gate-clock ïwdt2_fckŒ`ܬclock-sr1-fckâti,wait-gate-clockïsr1_fckŒ#Üclock-sr2-fckâti,wait-gate-clockïsr2_fckŒ#Üclock-usim-gate-fckâti,composite-gate-clockïusim_gate_fckŒZ ܃gpt1_fckâti,composite-clockŒabÜþwkup_32k_fckâfixed-factor-clockŒI‚�Ü`clock@c10 ti,clkselˆ âclock-wdt2-ickâti,omap3-interface-clock ïwdt2_ickŒcÜ­clock-wdt1-ickâti,omap3-interface-clock ïwdt1_ickŒcÜ®clock-gpio1-ickâti,omap3-interface-clock ïgpio1_ickŒcܯclock-omap-32ksync-ickâti,omap3-interface-clockïomap_32ksync_ickŒcܰclock-gpt12-ickâti,omap3-interface-clock ïgpt12_ickŒcܱclock-gpt1-ickâti,omap3-interface-clock ïgpt1_ickŒcܲclock-usim-ickâti,omap3-interface-clock ïusim_ickŒc ܳper_96m_fckâfixed-factor-clockŒ3‚�Ü per_48m_fckâfixed-factor-clockŒ:‚�Üdclock@1000 ti,clkselˆâclock-uart3-fckâti,wait-gate-clock ïuart3_fckŒd Ü‘clock-gpt2-gate-fckâti,composite-gate-clockïgpt2_gate_fckŒ#Üfclock-gpt3-gate-fckâti,composite-gate-clockïgpt3_gate_fckŒ#Ühclock-gpt4-gate-fckâti,composite-gate-clockïgpt4_gate_fckŒ#Üjclock-gpt5-gate-fckâti,composite-gate-clockïgpt5_gate_fckŒ#Ülclock-gpt6-gate-fckâti,composite-gate-clockïgpt6_gate_fckŒ#Ünclock-gpt7-gate-fckâti,composite-gate-clockïgpt7_gate_fckŒ#Üpclock-gpt8-gate-fckâti,composite-gate-clockïgpt8_gate_fckŒ# Ürclock-gpt9-gate-fckâti,composite-gate-clockïgpt9_gate_fckŒ# Ütclock-gpio6-dbckâti,gate-clock ïgpio6_dbckŒeÜ’clock-gpio5-dbckâti,gate-clock ïgpio5_dbckŒeÜ“clock-gpio4-dbckâti,gate-clock ïgpio4_dbckŒeÜ”clock-gpio3-dbckâti,gate-clock ïgpio3_dbckŒeÜ•clock-gpio2-dbckâti,gate-clock ïgpio2_dbckŒe Ü–clock-wdt3-fckâti,wait-gate-clock ïwdt3_fckŒe Ü—clock-mcbsp2-gate-fckâti,composite-gate-clockïmcbsp2_gate_fckŒ Üclock-mcbsp3-gate-fckâti,composite-gate-clockïmcbsp3_gate_fckŒ Üclock-mcbsp4-gate-fckâti,composite-gate-clockïmcbsp4_gate_fckŒ Üclock@1040 ti,clkselˆ@âclock-gpt2-mux-fckâti,composite-mux-clock ïgpt2_mux_fckŒI#Ügclock-gpt3-mux-fckâti,composite-mux-clock ïgpt3_mux_fckŒI#Üiclock-gpt4-mux-fckâti,composite-mux-clock ïgpt4_mux_fckŒI#Ükclock-gpt5-mux-fckâti,composite-mux-clock ïgpt5_mux_fckŒI#Ümclock-gpt6-mux-fckâti,composite-mux-clock ïgpt6_mux_fckŒI#Üoclock-gpt7-mux-fckâti,composite-mux-clock ïgpt7_mux_fckŒI#Üqclock-gpt8-mux-fckâti,composite-mux-clock ïgpt8_mux_fckŒI#Üsclock-gpt9-mux-fckâti,composite-mux-clock ïgpt9_mux_fckŒI#Üugpt2_fckâti,composite-clockŒfgÜÿgpt3_fckâti,composite-clockŒhigpt4_fckâti,composite-clockŒjkgpt5_fckâti,composite-clockŒlmgpt6_fckâti,composite-clockŒnogpt7_fckâti,composite-clockŒpqgpt8_fckâti,composite-clockŒrsgpt9_fckâti,composite-clockŒtuper_32k_alwon_fckâfixed-factor-clockŒI‚�Üeper_l4_ickâfixed-factor-clockŒJ‚�Üvclock@1010 ti,clkselˆâclock-gpio6-ickâti,omap3-interface-clock ïgpio6_ickŒvܘclock-gpio5-ickâti,omap3-interface-clock ïgpio5_ickŒvÜ™clock-gpio4-ickâti,omap3-interface-clock ïgpio4_ickŒvÜšclock-gpio3-ickâti,omap3-interface-clock ïgpio3_ickŒvÜ›clock-gpio2-ickâti,omap3-interface-clock ïgpio2_ickŒv Üœclock-wdt3-ickâti,omap3-interface-clock ïwdt3_ickŒv Ü�clock-uart3-ickâti,omap3-interface-clock ïuart3_ickŒv Üžclock-uart4-ickâti,omap3-interface-clock ïuart4_ickŒvÜŸclock-gpt9-ickâti,omap3-interface-clock ïgpt9_ickŒv Ü clock-gpt8-ickâti,omap3-interface-clock ïgpt8_ickŒv Ü¡clock-gpt7-ickâti,omap3-interface-clock ïgpt7_ickŒvÜ¢clock-gpt6-ickâti,omap3-interface-clock ïgpt6_ickŒvÜ£clock-gpt5-ickâti,omap3-interface-clock ïgpt5_ickŒvܤclock-gpt4-ickâti,omap3-interface-clock ïgpt4_ickŒvÜ¥clock-gpt3-ickâti,omap3-interface-clock ïgpt3_ickŒvܦclock-gpt2-ickâti,omap3-interface-clock ïgpt2_ickŒvܧclock-mcbsp2-ickâti,omap3-interface-clock ïmcbsp2_ickŒvܨclock-mcbsp3-ickâti,omap3-interface-clock ïmcbsp3_ickŒvÜ©clock-mcbsp4-ickâti,omap3-interface-clock ïmcbsp4_ickŒvܪemu_src_ckâti,clkdm-gate-clockŒwÜ+secure_32k_fckâ fixed-clockP€Üxgpt12_fckâfixed-factor-clockŒx‚�Üwdt1_fckâfixed-factor-clockŒx‚�security_l4_ick2âfixed-factor-clockŒJ‚�Üyclock@a14 ti,clkselˆ âclock-aes1-ickâti,omap3-interface-clock ïaes1_ickŒyÜclock-rng-ickâti,omap3-interface-clockïrng_ickŒyÜùclock-sha11-ickâti,omap3-interface-clock ïsha11_ickŒyclock-des1-ickâti,omap3-interface-clock ïdes1_ickŒyclock-pka-ickâti,omap3-interface-clockïpka_ickŒzclock@f00 ti,clkselˆâclock-cam-mclkâti,gate-clock ïcam_mclkŒ{Èclock-csi2-96m-fckâti,gate-clock ïcsi2_96m_fckŒÜÞcam_ick@f10â!ti,omap3-no-wait-interface-clockŒJˆÜÝsecurity_l3_ickâfixed-factor-clockŒH‚�Üzssi_l4_ickâfixed-factor-clockŒJ‚�Ü^sr_l4_ickâfixed-factor-clockŒJ‚�dpll2_fck@40âti,divider-clockŒ0`ˆ@kÜ|dpll2_ck@4âti,omap3-dpll-clockŒ#|ˆ$@4ýÜ}dpll2_m2_ck@44âti,divider-clockŒ}`ˆDkÜ~iva2_ck@0âti,wait-gate-clockŒ~ˆÜßclock@a18 ti,clkselˆ âclock-mad2d-ickâti,omap3-interface-clock ïmad2d_ickŒHÜâclock-usbtll-ickâti,omap3-interface-clock ïusbtll_ickŒ]ÜÚssi_ssr_fck_3430es2âti,composite-clockŒ€Ü�ssi_sst_fck_3430es2âfixed-factor-clockŒ�‚�Ü sys_d2_ckâfixed-factor-clockŒ#‚�ÜKomap_96m_d2_fckâfixed-factor-clockŒZ‚�ÜLomap_96m_d4_fckâfixed-factor-clockŒZ‚�ÜMomap_96m_d8_fckâfixed-factor-clockŒZ‚�ÜNomap_96m_d10_fckâfixed-factor-clockŒZ‚� ÜOdpll5_m2_d4_ckâfixed-factor-clockŒ‚‚�ÜPdpll5_m2_d8_ckâfixed-factor-clockŒ‚‚�ÜQdpll5_m2_d16_ckâfixed-factor-clockŒ‚‚�ÜRdpll5_m2_d20_ckâfixed-factor-clockŒ‚‚�ÜSusim_fckâti,composite-clockŒƒ„dpll5_ck@d04âti,omap3-dpll-clockŒ##ˆ  $ L 4ýÜ…dpll5_m2_ck@d50âti,divider-clockŒ…`ˆ PkÜ‚sgx_gate_fck@b00âti,composite-gate-clockŒ0ˆ Ü�core_d3_ckâfixed-factor-clockŒ0‚�܆core_d4_ckâfixed-factor-clockŒ0‚�܇core_d6_ckâfixed-factor-clockŒ0‚�܈omap_192m_alwon_fckâfixed-factor-clockŒ'‚�܉core_d2_ckâfixed-factor-clockŒ0‚�ÜŠsgx_mux_fck@b40âti,composite-mux-clock Œ†‡ˆ4‰Š‹Œˆ @ÜŽsgx_fckâti,composite-clockŒ�ŽÜsgx_ick@b10âti,wait-gate-clockŒHˆ Üãcpefuse_fck@a08âti,gate-clockŒ#ˆ Ü×ts_fck@a08âti,gate-clockŒIˆ ÜØusbtll_fck@a08âti,wait-gate-clockŒ‚ˆ ÜÙdss_ick_3430es2@e10âti,omap3-dss-interface-clockŒJˆܸusbhost_120m_fck@1400âti,gate-clockŒ‚ˆÜäusbhost_48m_fck@1400âti,dss-gate-clockŒ:ˆÜåusbhost_ick@1410âti,omap3-dss-interface-clockŒJˆÜæclockdomainscore_l3_clkdmti,clockdomainŒ��dpll3_clkdmti,clockdomainŒdpll1_clkdmti,clockdomainŒper_clkdmti,clockdomainhŒ‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ªemu_clkdmti,clockdomainŒ+dpll4_clkdmti,clockdomainŒ!wkup_clkdmti,clockdomain$Œ«¬­®¯°±²³dss_clkdmti,clockdomainŒ´µ¶·¸core_l4_clkdmti,clockdomain”Œ¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜcam_clkdmti,clockdomainŒÝÞiva2_clkdmti,clockdomainŒßdpll2_clkdmti,clockdomainŒ}d2d_clkdmti,clockdomain Œàáâdpll5_clkdmti,clockdomainŒ…sgx_clkdmti,clockdomainŒãusbhost_clkdmti,clockdomain Œäåætarget-module@48320000ti,sysc-omap2ti,syscˆH2H2 revsysc&Œ`°“fckick+ ùH2counter@0ti,omap-counter32kˆ interrupt-controller@48200000ti,omap3-intc ˆH Ütarget-module@48056000ti,sysc-omap2ti,syscˆH`H`,H`(revsyscsyss# + &4Œ\“ick+ ùH`dma-controller@0ti,omap3430-sdmati,omap-sdmaˆä 9D Q`Ügpio@48310000ti,omap3-gpioˆH1äïgpio1^p€ Ügpio@49050000ti,omap3-gpioˆIäïgpio2p€ en-usb2-port-hogŒ•›¦enable usb2 portgpio@49052000ti,omap3-gpioˆI äïgpio3p€ gpio@49054000ti,omap3-gpioˆI@ä ïgpio4p€ gpio@49056000ti,omap3-gpioˆI`ä!ïgpio5p€ Ü÷gpio@49058000ti,omap3-gpioˆI€ä"ïgpio6p€ Üðserial@4806a000ti,omap3-uartˆH  °HçRA12Ftxrxïuart1PÜlserial@4806c000ti,omap3-uartˆHÀ°IçJA34Ftxrxïuart2PÜlserial@49020000ti,omap3-uartˆI°JçnA56Ftxrxïuart3PÜlpdefault~èi2c@48070000 ti,omap3-i2cˆH€ä8+ïi2c1P'¬@twl@48ˆHä  ti,twl4030 pdefault~éêrtcti,twl4030-rtcä bciti,twl4030-bciä ÄëÒì Þvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2£usb_1v8²w@Êw@ïregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1² 'ÀÊ Üregulator-vdacti,twl4030-vdac²w@Êw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1²:�Ê0°Üòregulator-vmmc2ti,twl4030-vmmc2²:�Ê0°Üregulator-vusb1v5ti,twl4030-vusb1v5Üíregulator-vusb1v8ti,twl4030-vusb1v8Üîregulator-vusb3v1ti,twl4030-vusb3v1Üëregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2²w@Êw@ïÜregulator-vsimti,twl4030-vsim²w@Ê-ÆÀÜógpioti,twl4030-gpiop€ Üen_on_board_gpio_61Œ•›¦en_hsusb2_clktwl4030-usbti,twl4030-usbä íî+ë9BÜpwmti,twl4030-pwmMpwmledti,twl4030-pwmledMpwrbuttonti,twl4030-pwrbuttonäkeypadti,twl4030-keypadäXh8{  7 Smadcti,twl4030-madcäˆÜìpower1ti,twl4030-power-omap3-evmti,twl4030-power-idleši2c@48072000 ti,omap3-i2cˆH €ä9+ïi2c2P€i2c@48060000 ti,omap3-i2cˆH€ä=+ïi2c3P€tvp5146@5c ti,tvp5146m2ˆ\mailbox@48094000ti,omap3-mailboxïmailboxˆH @䪶Èmbox-dsp Ú åspi@48098000ti,omap2-mcspiˆH €äA+ïmcspi1ð@A#$%&'()* Ftx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0ˆ ti,tsc2046þB@ï$@-6À?(Oÿ_j ðä xðspi@4809a000ti,omap2-mcspiˆH  äB+ïmcspi2ð A+,-.Ftx0rx0tx1rx1spi@480b8000ti,omap2-mcspiˆH €ä[+ïmcspi3ð AFtx0rx0tx1rx1spi@480ba000ti,omap2-mcspiˆH  ä0+ïmcspi4ðAFGFtx0rx01w@480b2000 ti,omap3-1wˆH ä:ïhdq1wmmc@4809c000ti,omap3-hsmmcˆH ÀäSïmmc1…A=>Ftxrx’ñ°SçŸò«ó¸pdefault~ômmc@480b4000ti,omap3-hsmmcˆH @äVïmmc2A/0Ftxrx°Vç.Ÿõ¸Ð+pdefault~öwlcore@2 ti,wl1271ˆ°÷çN ãirqwakeupóIðmmc@480ad000ti,omap3-hsmmcˆH Ðä^ïmmc3AMNFtxrx disabledmmu@480bd400ti,omap2-iommuˆH Ô€äïmmu_ispÜmmu@5d000000ti,omap2-iommuˆ]€äïmmu_iva disabledwdt@48314000 ti,omap3-wdtˆH1@€ ïwd_timer2mcbsp@48074000ti,omap3-mcbspˆH@ÿmpu ä;< ãcommontxrx+€ïmcbsp1A FtxrxŒø“fck disabledtarget-module@480a0000ti,sysc-omap2ti,syscˆH <H @H Drevsyscsyss&4Œù“ick+ ùH rng@0 ti,omap2-rngˆ ä4mcbsp@49022000ti,omap3-mcbspˆI ÿI€ÿ mpusidetoneä>?ãcommontxrxsidetone+ïmcbsp2mcbsp2_sidetoneA!"FtxrxŒú¨“fckick disabledmcbsp@49024000ti,omap3-mcbspˆI@ÿI ÿ mpusidetoneäYZãcommontxrxsidetone+€ïmcbsp3mcbsp3_sidetoneAFtxrxŒû©“fckick disabledmcbsp@49026000ti,omap3-mcbspˆI`ÿmpu ä67 ãcommontxrx+€ïmcbsp4AFtxrxŒü“fck: disabledmcbsp@48096000ti,omap3-mcbspˆH `ÿmpu äQR ãcommontxrx+€ïmcbsp5AFtxrxŒý“fck disabledsham@480c3000ti,omap3-shamïshamˆH 0dä1AEFrxtarget-module@48318000ti,sysc-omap2-timerti,syscˆH1€H1€H1€revsyscsyss' &4Œþ²“fckick+ ùH1€K_timer@0ti,omap3430-timerˆ€Œþ“fckä%jyþ‰Itarget-module@49032000ti,sysc-omap2-timerti,syscˆI I I revsyscsyss' &4Œÿ§“fckick+ ùI timer@0ti,omap3430-timerˆä&timer@49034000ti,omap3430-timerˆI@ä'ïtimer3timer@49036000ti,omap3430-timerˆI`ä(ïtimer4timer@49038000ti,omap3430-timerˆI€ä)ïtimer5 timer@4903a000ti,omap3430-timerˆI ä*ïtimer6 timer@4903c000ti,omap3430-timerˆIÀä+ïtimer7 timer@4903e000ti,omap3430-timerˆIàä,ïtimer8­ timer@49040000ti,omap3430-timerˆIä-ïtimer9­timer@48086000ti,omap3430-timerˆH`ä.ïtimer10­timer@48088000ti,omap3430-timerˆH€ä/ïtimer11­target-module@48304000ti,sysc-omap2-timerti,syscˆH0@H0@H0@revsyscsyss' &4Œ±“fckick+ ùH0@timer@0ti,omap3430-timerˆä_jºusbhstll@48062000 ti,usbhs-tllˆH äN ïusb_tll_hsusbhshost@48064000ti,usbhs-hostˆH@ ïusb_host_hs+ù Êehci-phyohci@48064400ti,ohci-omap3ˆHDäLÕehci@48064800 ti,ehci-omapˆHHäMígpmc@6e000000ti,omap3430-gpmcïgpmcˆnÐäAFrxtxòþ+ p€ ù0,Üethernet@gpmcsmsc,lan9221smsc,lan9115-Gao–�–“¢µ(È-ÖŒå-󌛛$x3MKdK~–­Å×çõ  ðä ˆÿpdefault~nand@0,0ti,omap2-nand ˆ ä micron,mt29f2g16abdhc ' 6bch8 Fao,�,“¢"µ,ó(Ö6$@RRÅ(­+usb_otg_hs@480ab000ti,omap3-musbˆH °ä\]ãmcdma ïusb_otg_hs W b j  s ‚í Šusb2-phy= ”2dss@48050000 ti,omap3-dssˆHokay ïdss_coreŒ·“fck+ù š ªïpdefault~ dispc@48050400ti,omap3-dispcˆHä ïdss_dispcŒ·“fckencoder@4804fc00 ti,omap3-dsiˆHüHþ@Hÿ protophypllä disabled ïdss_dsi1Œ·¶ “fcksys_clk+encoder@48050800ti,omap3-rfbiˆH disabled ïdss_rfbiŒ·¸“fckickencoder@48050c00ti,omap3-vencˆH  disabled ïdss_vencŒ´“fckportendpoint ¼  ÌÜssi-controller@48058000 ti,omap3-ssiïssiokayˆH€H�sysgddäGãgdd_mpu+ù Œ�   “ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portˆH H¨txrxäCDssi-port@4805b000ti,omap3-ssi-portˆH°H¸txrxäEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleˆH%Ø$+ 5Sÿpdefault~ pinmux_ehci_phy_pinsˆÜpinmux_hsusb2_2_pins0ˆ   " Ü isp@480bc000 ti,omap3-ispˆH ÀüH Ø|ä לl Þâports+bandgap@48002524ˆH%$ti,omap34xx-bandgap êÜtarget-module@480cb000ti,sysc-omap3430-srti,syscïsmartreflex_coreˆH °$syscŒ“fck+ ùH °smartreflex@0ti,omap3-smartreflex-coreˆätarget-module@480c9000ti,sysc-omap3430-srti,syscïsmartreflex_mpu_ivaˆH �$syscŒ“fck+ ùH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaˆätarget-module@50000000ti,sysc-omap2ti,syscˆPrevŒã“fckick+ ùP@opp-tableoperating-points-v2-ti-cpuœÜopp1-125000000 sY@ à˜à˜à˜ ÿÿÿÿopp2-250000000 æ²€ g8g8g8 ÿÿÿÿ &opp3-500000000 Íe O€O€O€ ÿÿÿÿopp4-550000000 ÈU€ txtxtx ÿÿÿÿopp5-600000000 #ÃF ™p™p™p ÿÿÿÿopp6-720000000 *êT ™p™p™p ÿÿÿÿ 2thermal-zonescpu-thermal =ú Sè aN  ntripscpu_alert ~8€ ŠÐƒpassiveÜcpu_crit ~_� ŠÐ ƒcriticalcooling-mapsmap0 • šÿÿÿÿÿÿÿÿregulator-vddvarioregulator-fixed £vddvarioïÜregulator-vdd33aregulator-fixed£vdd33aïÜhsusb2_power_regregulator-fixed £hsusb2_vbus²2Z Ê2Z  € ©p ºÜhsusb2_phyusb-nop-xceiv ÍBpdefault~Üleds gpio-ledsledb Ùomap3evm::ledb • ßdefault-onwl12xx_vmmcregulator-fixed£vwl1271²w@Êw@ €÷ ©p º õpdefault~Üõbacklightgpio-backlight  •regulator-lcd-3v3regulator-fixed£lcd_3v3²2Z Ê2Z  ©p €÷Üïdisplaysharp,ls037v7dw01 Ùlcd ï ï %÷ Í÷$ 2÷portendpoint ¼Ü memory@80000000|memoryˆ€ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpio-hoggpiosoutput-lowline-nameinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsti,use_poweroff#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyvcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourcependown-gpioti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthnon-removablecap-power-off-cardinterrupt-namesref-clock-frequencystatus#iommu-cellsti,#tlb-entriesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addresslinux,mtd-namenand-bus-widthti,nand-ecc-optgpmc,sync-clk-psmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda_video-supplyremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicestartup-delay-usenable-active-highreset-gpioslabellinux,default-triggervin-supplydefault-onpower-supplyenvdd-supplyenable-gpiosmode-gpios