Ð þí¢8ä( ¾¬9compulab,omap3-cm-t3530ti,omap3430ti,omap34xxti,omap3 +7CompuLab CM-T3530chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8scpuƒŠcpu–“सÇÓpmu@54000000arm,cortex-a8-pmuT€Ûædebugsssocti,omap-inframpu ti,omap3-mpuæmpuiva ti,iva2.2æivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bushÛ +ðæl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ðHscm@2000ti,omap3-scmsimple-bus + ð pinmux@30 ti,omap3-padconfpinctrl-single08+÷,Jÿpinmux_uart3_pinsgnpÓåpinmux_mmc1_pins0gÓòpinmux_green_led_pinsg²Ópinmux_dss_dpi_pins_common°g¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚÓ pinmux_dss_dpi_pins_cm_t35x0g¬®°²´¶Ó pinmux_ads7846_pinsgŠÓîpinmux_mcspi1_pins g˜šœžÓípinmux_i2c1_pinsgŠŒÓæpinmux_mcbsp2_pins g Óùpinmux_smsc1_pinsgˆjÓpinmux_hsusb0_pins`grtvxz|~€‚„†ˆÓpinmux_twl4030_pinsg°AÓçpinmux_mmc2_pinsPg(*,.02468:Óôscm_conf@270sysconsimple-busp0+ ðp0Ópbias_regulator@2b0ti,pbias-omap3ti,pbias-omap°{pbias_mmc_omap2430‚pbias_mmc_omap2430‘w@©-ÆÀÓñclocks+clock@68 ti,clkselhÁclock-mcbsp5-mux-fckÁti,composite-mux-clockÎmcbsp5_mux_fckƒáÓ clock-mcbsp3-mux-fckÁti,composite-mux-clockÎmcbsp3_mux_fckƒÓclock-mcbsp4-mux-fckÁti,composite-mux-clockÎmcbsp4_mux_fckƒáÓmcbsp5_fckÁti,composite-clockƒ Óüclock@4 ti,clkselÁclock-mcbsp1-mux-fckÁti,composite-mux-clockÎmcbsp1_mux_fckƒáÓ clock-mcbsp2-mux-fckÁti,composite-mux-clockÎmcbsp2_mux_fckƒáÓmcbsp1_fckÁti,composite-clockƒ Óömcbsp2_fckÁti,composite-clockƒ Óømcbsp3_fckÁti,composite-clockƒÓúmcbsp4_fckÁti,composite-clockƒÓûclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+÷,Jÿpinmux_twl4030_vpins gÓètarget-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `Lîrevsyscsyssø ƒŠick+ ðH ` aes1@0 ti,omap3-aesPÛ   %txrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PLîrevsyscsyssø ƒŠick+ ðH P aes2@0 ti,omap3-aesPÛ AB%txrxprm@48306000 ti,omap3-prmH0`@Û clocks+virt_16_8m_ckÁ fixed-clock/YÓosc_sys_ck@d40Á ti,mux-clockƒ @Ósys_ck@1270Áti,divider-clockƒá?pJÓ!sys_clkout1@d70Áti,gate-clockƒ pádpll3_x2_ckÁfixed-factor-clockƒaldpll3_m2x2_ckÁfixed-factor-clockƒalÓ dpll4_x2_ckÁfixed-factor-clockƒalcorex2_fckÁfixed-factor-clockƒ alÓ"wkup_l4_ickÁfixed-factor-clockƒ!alÓacorex2_d3_fckÁfixed-factor-clockƒ"alÓ‰corex2_d5_fckÁfixed-factor-clockƒ"alÓŠclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclkÁ fixed-clock/omap_32k_fckÁ fixed-clock/€ÓGvirt_12m_ckÁ fixed-clock/·Óvirt_13m_ckÁ fixed-clock/Æ]@Óvirt_19200000_ckÁ fixed-clock/$øÓvirt_26000000_ckÁ fixed-clock/Œº€Óvirt_38_4m_ckÁ fixed-clock/IðÓdpll4_ck@d00Áti,omap3-dpll-per-clockƒ!! D 0Ódpll4_m2_ck@d48Áti,divider-clockƒ?? HJÓ#dpll4_m2x2_mul_ckÁfixed-factor-clockƒ#alÓ$dpll4_m2x2_ck@d00Áti,gate-clockƒ$á vÓ%omap_96m_alwon_fckÁfixed-factor-clockƒ%alÓ1dpll3_ck@d00Áti,omap3-dpll-core-clockƒ!! @ 0Óclock@1140 ti,clksel@Áclock-dpll3-m3Áti,divider-clock Îdpll3_m3_ckƒá?JÓ+clock-dpll4-m6Áti,divider-clock Îdpll4_m6_ckƒá??JÓ=clock-emu-src-muxÁ ti,mux-clockÎemu_src_mux_ckƒ!&'(Óuclock-pclk-fckÁti,divider-clock Îpclk_fckƒ)á?Jclock-pclkx2-fckÁti,divider-clock Îpclkx2_fckƒ)á?Jclock-atclk-fckÁti,divider-clock Îatclk_fckƒ)á?Jclock-traceclk-src-fckÁ ti,mux-clockÎtraceclk_src_fckƒ!&'(áÓ*clock-traceclk-fckÁti,divider-clock Îtraceclk_fckƒ*á ?Jdpll3_m3x2_mul_ckÁfixed-factor-clockƒ+alÓ,dpll3_m3x2_ck@d00Áti,gate-clockƒ,á  vÓ-emu_core_alwon_ckÁfixed-factor-clockƒ-alÓ&sys_altclkÁ fixed-clock/Ó4mcbsp_clksÁ fixed-clock/Ócore_ckÁfixed-factor-clockƒalÓ.dpll1_fck@940Áti,divider-clockƒ.á? @JÓ/dpll1_ck@904Áti,omap3-dpll-clockƒ!/  $ @ 4Ódpll1_x2_ckÁfixed-factor-clockƒalÓ0dpll1_x2m2_ck@944Áti,divider-clockƒ0? DJÓDcm_96m_fckÁfixed-factor-clockƒ1alÓ2clock@d40 ti,clksel @Áclock-dpll3-m2Áti,divider-clock Îdpll3_m2_ckƒá?JÓclock-omap-96m-fckÁ ti,mux-clock Îomap_96m_fckƒ2!áÓXclock-omap-54m-fckÁ ti,mux-clock Îomap_54m_fckƒ34áÓ@clock-omap-48m-fckÁ ti,mux-clock Îomap_48m_fckƒ54áÓ8clock@e40 ti,clksel@Áclock-dpll4-m3Áti,divider-clock Îdpll4_m3_ckƒá? JÓ6clock-dpll4-m4Áti,divider-clock Îdpll4_m4_ckƒ?JÓ9dpll4_m3x2_mul_ckÁfixed-factor-clockƒ6alÓ7dpll4_m3x2_ck@d00Áti,gate-clockƒ7á vÓ3cm_96m_d2_fckÁfixed-factor-clockƒ2alÓ5omap_12m_fckÁfixed-factor-clockƒ8alÓYdpll4_m4x2_mul_ckÁti,fixed-factor-clockƒ9Œš§Ó:dpll4_m4x2_ck@d00Áti,gate-clockƒ:á v§Ó]dpll4_m5_ck@f40Áti,divider-clockƒ??@JÓ;dpll4_m5x2_mul_ckÁti,fixed-factor-clockƒ;Œš§Ó<dpll4_m5x2_ck@d00Áti,gate-clockƒ<á v§Óydpll4_m6x2_mul_ckÁfixed-factor-clockƒ=alÓ>dpll4_m6x2_ck@d00Áti,gate-clockƒ>á vÓ?emu_per_alwon_ckÁfixed-factor-clockƒ?alÓ'clock@d70 ti,clksel pÁclock-clkout2-src-gateÁ ti,composite-no-wait-gate-clockÎclkout2_src_gate_ckƒ.áÓBclock-clkout2-src-muxÁti,composite-mux-clockÎclkout2_src_mux_ckƒ.!2@ÓCclock-sys-clkout2Áti,divider-clock Îsys_clkout2ƒAá?@ºclkout2_src_ckÁti,composite-clockƒBCÓAmpu_ckÁfixed-factor-clockƒDalÓEarm_fck@924Áti,divider-clockƒE $?emu_mpu_alwon_ckÁfixed-factor-clockƒEalÓ(clock@a40 ti,clksel @Áclock-l3-ickÁti,divider-clockÎl3_ickƒ.?JÓFclock-l4-ickÁti,divider-clockÎl4_ickƒFá?JÓHclock-gpt10-mux-fckÁti,composite-mux-clockÎgpt10_mux_fckƒG!áÓUclock-gpt11-mux-fckÁti,composite-mux-clockÎgpt11_mux_fckƒG!áÓWclock-ssi-ssr-div-fck-3430es2Áti,composite-divider-clockÎssi_ssr_div_fck_3430es2ƒ"á$ÐÓ~clock@c40 ti,clksel @Áclock-rm-ickÁti,divider-clockÎrm_ickƒHá?Jclock-gpt1-mux-fckÁti,composite-mux-clock Îgpt1_mux_fckƒG!Ó`clock-usim-mux-fckÁti,composite-mux-clock Îusim_mux_fck(ƒ!IJKLMNOPQáJÓ‚clock@a00 ti,clksel Áclock-gpt10-gate-fckÁti,composite-gate-clockÎgpt10_gate_fckƒ!á ÓTclock-gpt11-gate-fckÁti,composite-gate-clockÎgpt11_gate_fckƒ!á ÓVclock-mmchs2-fckÁti,wait-gate-clock Îmmchs2_fckƒáÓ·clock-mmchs1-fckÁti,wait-gate-clock Îmmchs1_fckƒáÓ¸clock-i2c3-fckÁti,wait-gate-clock Îi2c3_fckƒáÓ¹clock-i2c2-fckÁti,wait-gate-clock Îi2c2_fckƒáÓºclock-i2c1-fckÁti,wait-gate-clock Îi2c1_fckƒáÓ»clock-mcbsp5-gate-fckÁti,composite-gate-clockÎmcbsp5_gate_fckƒá Ó clock-mcbsp1-gate-fckÁti,composite-gate-clockÎmcbsp1_gate_fckƒá Ó clock-mcspi4-fckÁti,wait-gate-clock Îmcspi4_fckƒRáÓ¼clock-mcspi3-fckÁti,wait-gate-clock Îmcspi3_fckƒRáÓ½clock-mcspi2-fckÁti,wait-gate-clock Îmcspi2_fckƒRáÓ¾clock-mcspi1-fckÁti,wait-gate-clock Îmcspi1_fckƒRáÓ¿clock-uart2-fckÁti,wait-gate-clock Îuart2_fckƒRáÓÀclock-uart1-fckÁti,wait-gate-clock Îuart1_fckƒRá ÓÁclock-hdq-fckÁti,wait-gate-clockÎhdq_fckƒSáÓÂclock-modem-fckÁti,omap3-interface-clock Îmodem_fckƒ!áÓÞclock-mspro-fckÁti,wait-gate-clock Îmspro_fckƒáclock-ssi-ssr-gate-fck-3430es2Á ti,composite-no-wait-gate-clockÎssi_ssr_gate_fck_3430es2ƒ"áÓ}clock-mmchs3-fckÁti,wait-gate-clock Îmmchs3_fckƒáÓÚgpt10_fckÁti,composite-clockƒTUgpt11_fckÁti,composite-clockƒVWcore_96m_fckÁfixed-factor-clockƒXalÓcore_48m_fckÁfixed-factor-clockƒ8alÓRcore_12m_fckÁfixed-factor-clockƒYalÓScore_l3_ickÁfixed-factor-clockƒFalÓZclock@a10 ti,clksel Áclock-sdrc-ickÁti,wait-gate-clock Îsdrc_ickƒZáÓ�clock-mmchs2-ickÁti,omap3-interface-clock Îmmchs2_ickƒ[áÓÃclock-mmchs1-ickÁti,omap3-interface-clock Îmmchs1_ickƒ[áÓÄclock-hdq-ickÁti,omap3-interface-clockÎhdq_ickƒ[áÓÅclock-mcspi4-ickÁti,omap3-interface-clock Îmcspi4_ickƒ[áÓÆclock-mcspi3-ickÁti,omap3-interface-clock Îmcspi3_ickƒ[áÓÇclock-mcspi2-ickÁti,omap3-interface-clock Îmcspi2_ickƒ[áÓÈclock-mcspi1-ickÁti,omap3-interface-clock Îmcspi1_ickƒ[áÓÉclock-i2c3-ickÁti,omap3-interface-clock Îi2c3_ickƒ[áÓÊclock-i2c2-ickÁti,omap3-interface-clock Îi2c2_ickƒ[áÓËclock-i2c1-ickÁti,omap3-interface-clock Îi2c1_ickƒ[áÓÌclock-uart2-ickÁti,omap3-interface-clock Îuart2_ickƒ[áÓÍclock-uart1-ickÁti,omap3-interface-clock Îuart1_ickƒ[á ÓÎclock-gpt11-ickÁti,omap3-interface-clock Îgpt11_ickƒ[á ÓÏclock-gpt10-ickÁti,omap3-interface-clock Îgpt10_ickƒ[á ÓÐclock-mcbsp5-ickÁti,omap3-interface-clock Îmcbsp5_ickƒ[á ÓÑclock-mcbsp1-ickÁti,omap3-interface-clock Îmcbsp1_ickƒ[á ÓÒclock-omapctrl-ickÁti,omap3-interface-clock Îomapctrl_ickƒ[áÓÓclock-aes2-ickÁti,omap3-interface-clock Îaes2_ickƒ[áÓclock-sha12-ickÁti,omap3-interface-clock Îsha12_ickƒ[áÓÔclock-icr-ickÁti,omap3-interface-clockÎicr_ickƒ[áclock-des2-ickÁti,omap3-interface-clock Îdes2_ickƒ[áclock-mspro-ickÁti,omap3-interface-clock Îmspro_ickƒ[áclock-mailboxes-ickÁti,omap3-interface-clockÎmailboxes_ickƒ[áclock-sad2d-ickÁti,omap3-interface-clock Îsad2d_ickƒFáÓßclock-hsotgusb-ick-3430es2Á"ti,omap3-hsotgusb-interface-clockÎhsotgusb_ick_3430es2ƒZáÓŽclock-ssi-ick-3430es2Áti,omap3-ssi-interface-clockÎssi_ick_3430es2ƒ\áÓclock-mmchs3-ickÁti,omap3-interface-clock Îmmchs3_ickƒ[áÓÙgpmc_fckÁfixed-factor-clockƒZalcore_l4_ickÁfixed-factor-clockƒHalÓ[clock@e00 ti,clkselÁclock-dss-tv-fckÁti,gate-clock Îdss_tv_fckƒ@áÓ²clock-dss-96m-fckÁti,gate-clock Îdss_96m_fckƒXáÓ³clock-dss2-alwon-fckÁti,gate-clockÎdss2_alwon_fckƒ!áÓ´clock-dss1-alwon-fck-3430es2Áti,dss-gate-clockÎdss1_alwon_fck_3430es2ƒ]á§Óµdummy_ckÁ fixed-clock/clock@c00 ti,clksel Áclock-gpt1-gate-fckÁti,composite-gate-clockÎgpt1_gate_fckƒ!áÓ_clock-gpio1-dbckÁti,gate-clock Îgpio1_dbckƒ^áÓ©clock-wdt2-fckÁti,wait-gate-clock Îwdt2_fckƒ^áÓªclock-sr1-fckÁti,wait-gate-clockÎsr1_fckƒ!áÓclock-sr2-fckÁti,wait-gate-clockÎsr2_fckƒ!áÓclock-usim-gate-fckÁti,composite-gate-clockÎusim_gate_fckƒXá Ó�gpt1_fckÁti,composite-clockƒ_`Óýwkup_32k_fckÁfixed-factor-clockƒGalÓ^clock@c10 ti,clksel Áclock-wdt2-ickÁti,omap3-interface-clock Îwdt2_ickƒaáÓ«clock-wdt1-ickÁti,omap3-interface-clock Îwdt1_ickƒaáÓ¬clock-gpio1-ickÁti,omap3-interface-clock Îgpio1_ickƒaáÓ­clock-omap-32ksync-ickÁti,omap3-interface-clockÎomap_32ksync_ickƒaáÓ®clock-gpt12-ickÁti,omap3-interface-clock Îgpt12_ickƒaáÓ¯clock-gpt1-ickÁti,omap3-interface-clock Îgpt1_ickƒaáÓ°clock-usim-ickÁti,omap3-interface-clock Îusim_ickƒaá Ó±per_96m_fckÁfixed-factor-clockƒ1alÓper_48m_fckÁfixed-factor-clockƒ8alÓbclock@1000 ti,clkselÁclock-uart3-fckÁti,wait-gate-clock Îuart3_fckƒbá Ó�clock-gpt2-gate-fckÁti,composite-gate-clockÎgpt2_gate_fckƒ!áÓdclock-gpt3-gate-fckÁti,composite-gate-clockÎgpt3_gate_fckƒ!áÓfclock-gpt4-gate-fckÁti,composite-gate-clockÎgpt4_gate_fckƒ!áÓhclock-gpt5-gate-fckÁti,composite-gate-clockÎgpt5_gate_fckƒ!áÓjclock-gpt6-gate-fckÁti,composite-gate-clockÎgpt6_gate_fckƒ!áÓlclock-gpt7-gate-fckÁti,composite-gate-clockÎgpt7_gate_fckƒ!áÓnclock-gpt8-gate-fckÁti,composite-gate-clockÎgpt8_gate_fckƒ!á Ópclock-gpt9-gate-fckÁti,composite-gate-clockÎgpt9_gate_fckƒ!á Órclock-gpio6-dbckÁti,gate-clock Îgpio6_dbckƒcáÓ�clock-gpio5-dbckÁti,gate-clock Îgpio5_dbckƒcáÓ‘clock-gpio4-dbckÁti,gate-clock Îgpio4_dbckƒcáÓ’clock-gpio3-dbckÁti,gate-clock Îgpio3_dbckƒcáÓ“clock-gpio2-dbckÁti,gate-clock Îgpio2_dbckƒcá Ó”clock-wdt3-fckÁti,wait-gate-clock Îwdt3_fckƒcá Ó•clock-mcbsp2-gate-fckÁti,composite-gate-clockÎmcbsp2_gate_fckƒáÓ clock-mcbsp3-gate-fckÁti,composite-gate-clockÎmcbsp3_gate_fckƒáÓclock-mcbsp4-gate-fckÁti,composite-gate-clockÎmcbsp4_gate_fckƒáÓclock@1040 ti,clksel@Áclock-gpt2-mux-fckÁti,composite-mux-clock Îgpt2_mux_fckƒG!Óeclock-gpt3-mux-fckÁti,composite-mux-clock Îgpt3_mux_fckƒG!áÓgclock-gpt4-mux-fckÁti,composite-mux-clock Îgpt4_mux_fckƒG!áÓiclock-gpt5-mux-fckÁti,composite-mux-clock Îgpt5_mux_fckƒG!áÓkclock-gpt6-mux-fckÁti,composite-mux-clock Îgpt6_mux_fckƒG!áÓmclock-gpt7-mux-fckÁti,composite-mux-clock Îgpt7_mux_fckƒG!áÓoclock-gpt8-mux-fckÁti,composite-mux-clock Îgpt8_mux_fckƒG!áÓqclock-gpt9-mux-fckÁti,composite-mux-clock Îgpt9_mux_fckƒG!áÓsgpt2_fckÁti,composite-clockƒdeÓþgpt3_fckÁti,composite-clockƒfggpt4_fckÁti,composite-clockƒhigpt5_fckÁti,composite-clockƒjkgpt6_fckÁti,composite-clockƒlmgpt7_fckÁti,composite-clockƒnogpt8_fckÁti,composite-clockƒpqgpt9_fckÁti,composite-clockƒrsper_32k_alwon_fckÁfixed-factor-clockƒGalÓcper_l4_ickÁfixed-factor-clockƒHalÓtclock@1010 ti,clkselÁclock-gpio6-ickÁti,omap3-interface-clock Îgpio6_ickƒtáÓ–clock-gpio5-ickÁti,omap3-interface-clock Îgpio5_ickƒtáÓ—clock-gpio4-ickÁti,omap3-interface-clock Îgpio4_ickƒtáÓ˜clock-gpio3-ickÁti,omap3-interface-clock Îgpio3_ickƒtáÓ™clock-gpio2-ickÁti,omap3-interface-clock Îgpio2_ickƒtá Óšclock-wdt3-ickÁti,omap3-interface-clock Îwdt3_ickƒtá Ó›clock-uart3-ickÁti,omap3-interface-clock Îuart3_ickƒtá Óœclock-uart4-ickÁti,omap3-interface-clock Îuart4_ickƒtáÓ�clock-gpt9-ickÁti,omap3-interface-clock Îgpt9_ickƒtá Óžclock-gpt8-ickÁti,omap3-interface-clock Îgpt8_ickƒtá ÓŸclock-gpt7-ickÁti,omap3-interface-clock Îgpt7_ickƒtáÓ clock-gpt6-ickÁti,omap3-interface-clock Îgpt6_ickƒtáÓ¡clock-gpt5-ickÁti,omap3-interface-clock Îgpt5_ickƒtáÓ¢clock-gpt4-ickÁti,omap3-interface-clock Îgpt4_ickƒtáÓ£clock-gpt3-ickÁti,omap3-interface-clock Îgpt3_ickƒtáÓ¤clock-gpt2-ickÁti,omap3-interface-clock Îgpt2_ickƒtáÓ¥clock-mcbsp2-ickÁti,omap3-interface-clock Îmcbsp2_ickƒtáÓ¦clock-mcbsp3-ickÁti,omap3-interface-clock Îmcbsp3_ickƒtáÓ§clock-mcbsp4-ickÁti,omap3-interface-clock Îmcbsp4_ickƒtáÓ¨emu_src_ckÁti,clkdm-gate-clockƒuÓ)secure_32k_fckÁ fixed-clock/€Óvgpt12_fckÁfixed-factor-clockƒvalÓÿwdt1_fckÁfixed-factor-clockƒvalsecurity_l4_ick2Áfixed-factor-clockƒHalÓwclock@a14 ti,clksel Áclock-aes1-ickÁti,omap3-interface-clock Îaes1_ickƒwáÓclock-rng-ickÁti,omap3-interface-clockÎrng_ickƒwáÓ÷clock-sha11-ickÁti,omap3-interface-clock Îsha11_ickƒwáclock-des1-ickÁti,omap3-interface-clock Îdes1_ickƒwáclock-pka-ickÁti,omap3-interface-clockÎpka_ickƒxáclock@f00 ti,clkselÁclock-cam-mclkÁti,gate-clock Îcam_mclkƒyá§clock-csi2-96m-fckÁti,gate-clock Îcsi2_96m_fckƒáÓÜcam_ick@f10Á!ti,omap3-no-wait-interface-clockƒHáÓÛsecurity_l3_ickÁfixed-factor-clockƒFalÓxssi_l4_ickÁfixed-factor-clockƒHalÓ\sr_l4_ickÁfixed-factor-clockƒHaldpll2_fck@40Áti,divider-clockƒ.á?@JÓzdpll2_ck@4Áti,omap3-dpll-clockƒ!z$@4ÜîöÓ{dpll2_m2_ck@44Áti,divider-clockƒ{?DJÓ|iva2_ck@0Áti,wait-gate-clockƒ|áÓÝclock@a18 ti,clksel Áclock-mad2d-ickÁti,omap3-interface-clock Îmad2d_ickƒFáÓàclock-usbtll-ickÁti,omap3-interface-clock Îusbtll_ickƒ[áÓØssi_ssr_fck_3430es2Áti,composite-clockƒ}~Óssi_sst_fck_3430es2Áfixed-factor-clockƒalÓ sys_d2_ckÁfixed-factor-clockƒ!alÓIomap_96m_d2_fckÁfixed-factor-clockƒXalÓJomap_96m_d4_fckÁfixed-factor-clockƒXalÓKomap_96m_d8_fckÁfixed-factor-clockƒXalÓLomap_96m_d10_fckÁfixed-factor-clockƒXal ÓMdpll5_m2_d4_ckÁfixed-factor-clockƒ€alÓNdpll5_m2_d8_ckÁfixed-factor-clockƒ€alÓOdpll5_m2_d16_ckÁfixed-factor-clockƒ€alÓPdpll5_m2_d20_ckÁfixed-factor-clockƒ€alÓQusim_fckÁti,composite-clockƒ�‚dpll5_ck@d04Áti,omap3-dpll-clockƒ!!  $ L 4ÜîÓƒdpll5_m2_ck@d50Áti,divider-clockƒƒ? PJÓ€sgx_gate_fck@b00Áti,composite-gate-clockƒ.á Ó‹core_d3_ckÁfixed-factor-clockƒ.alÓ„core_d4_ckÁfixed-factor-clockƒ.alÓ…core_d6_ckÁfixed-factor-clockƒ.alÓ†omap_192m_alwon_fckÁfixed-factor-clockƒ%alÓ‡core_d2_ckÁfixed-factor-clockƒ.alÓˆsgx_mux_fck@b40Áti,composite-mux-clock ƒ„…†2‡ˆ‰Š @ÓŒsgx_fckÁti,composite-clockƒ‹ŒÓsgx_ick@b10Áti,wait-gate-clockƒF áÓácpefuse_fck@a08Áti,gate-clockƒ! áÓÕts_fck@a08Áti,gate-clockƒG áÓÖusbtll_fck@a08Áti,wait-gate-clockƒ€ áÓ×dss_ick_3430es2@e10Áti,omap3-dss-interface-clockƒHáÓ¶usbhost_120m_fck@1400Áti,gate-clockƒ€áÓâusbhost_48m_fck@1400Áti,dss-gate-clockƒ8áÓãusbhost_ick@1410Áti,omap3-dss-interface-clockƒHáÓäclockdomainscore_l3_clkdmti,clockdomainƒ�Ždpll3_clkdmti,clockdomainƒdpll1_clkdmti,clockdomainƒper_clkdmti,clockdomainhƒ��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨emu_clkdmti,clockdomainƒ)dpll4_clkdmti,clockdomainƒwkup_clkdmti,clockdomain$ƒ©ª«¬­®¯°±dss_clkdmti,clockdomainƒ²³´µ¶core_l4_clkdmti,clockdomain”ƒ·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚcam_clkdmti,clockdomainƒÛÜiva2_clkdmti,clockdomainƒÝdpll2_clkdmti,clockdomainƒ{d2d_clkdmti,clockdomain ƒÞßàdpll5_clkdmti,clockdomainƒƒsgx_clkdmti,clockdomainƒáusbhost_clkdmti,clockdomain ƒâãätarget-module@48320000ti,sysc-omap2ti,syscH2H2 îrevsyscƒ^®Šfckick+ ðH2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intcH Ótarget-module@48056000ti,sysc-omap2ti,syscH`H`,H`(îrevsyscsyssø#   ƒZŠick+ ðH`dma-controller@0ti,omap3430-sdmati,omap-sdmaÛ # 0`Ógpio@48310000ti,omap3-gpioH1Ûægpio1=O_gpio@49050000ti,omap3-gpioIÛægpio2O_Óðgpio@49052000ti,omap3-gpioI Ûægpio3O_gpio@49054000ti,omap3-gpioI@Û ægpio4O_gpio@49056000ti,omap3-gpioI`Û!ægpio5O_gpio@49058000ti,omap3-gpioI€Û"ægpio6O_Óserial@4806a000ti,omap3-uartH  kH 12%txrxæuart1/Ülserial@4806c000ti,omap3-uartHÀkI 34%txrxæuart2/Ülserial@49020000ti,omap3-uartIkJ 56%txrxæuart3/Üldefault�åi2c@48070000 ti,omap3-i2cH€Û8+æi2c1default�æ/€at24@50 atmel,24c02—Ptwl@48HÛ  ti,twl4030default�çèaudioti,twl4030-audiocodecrtcti,twl4030-rtcÛ bciti,twl4030-bciÛ  é®ê ºvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1‘ 'À© Óregulator-vdacti,twl4030-vdac‘w@©w@Ó regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1‘:�©0°Óóregulator-vmmc2ti,twl4030-vmmc2‘:�©0°regulator-vusb1v5ti,twl4030-vusb1v5Óëregulator-vusb1v8ti,twl4030-vusb1v8Óìregulator-vusb3v1ti,twl4030-vusb3v1Óéregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2‘w@©w@regulator-vsimti,twl4030-vsim‘w@©-ÆÀgpioti,twl4030-gpioO_Ë×Ótwl4030-usbti,twl4030-usbÛ âëðìþé Ópwmti,twl4030-pwm pwmledti,twl4030-pwmled pwrbuttonti,twl4030-pwrbuttonÛkeypadti,twl4030-keypadÛ+;$N0iglj. madcti,twl4030-madcÛ[Óêi2c@48072000 ti,omap3-i2cH €Û9+æi2c2i2c@48060000 ti,omap3-i2cH€Û=+æi2c3/€mailbox@48094000ti,omap3-mailboxæmailboxH @Ûmy‹mbox-dsp � ¨spi@48098000ti,omap2-mcspiH €ÛA+æmcspi1³@ #$%&'()* %tx0rx0tx1rx1tx2rx2tx3rx3default�íads7846@0default�î ti,ads7846ÁïÌã` ðÛ Þðëôÿýÿ´ÿ/? O_spi@4809a000ti,omap2-mcspiH  ÛB+æmcspi2³  +,-.%tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH €Û[+æmcspi3³  %tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH  Û0+æmcspi4³ FG%tx0rx01w@480b2000 ti,omap3-1wH Û:æhdq1wmmc@4809c000ti,omap3-hsmmcH ÀÛSæmmc1m =>%txrxzñdefault�ò‡‘ómmc@480b4000ti,omap3-hsmmcH @ÛVæmmc2 /0%txrxdefault�ô‘õ�‡«mmc@480ad000ti,omap3-hsmmcH ÐÛ^æmmc3 MN%txrx ¾disabledmmu@480bd400Åti,omap2-iommuH Ô€Ûæmmu_ispÒÓmmu@5d000000Åti,omap2-iommu]€Ûæmmu_iva ¾disabledwdt@48314000 ti,omap3-wdtH1@€ æwd_timer2mcbsp@48074000ti,omap3-mcbspH@ÿîmpu Û;< âcommontxrxò€æmcbsp1  %txrxƒöŠfck ¾disabledtarget-module@480a0000ti,sysc-omap2ti,syscH <H @H Dîrevsyscsyssøƒ÷Šick+ ðH rng@0 ti,omap2-rng Û4mcbsp@49022000ti,omap3-mcbspI ÿI€ÿ împusidetoneÛ>?âcommontxrxsidetoneòæmcbsp2mcbsp2_sidetone !"%txrxƒø¦Šfckick¾okaydefault�ùÓmcbsp@49024000ti,omap3-mcbspI@ÿI ÿ împusidetoneÛYZâcommontxrxsidetoneò€æmcbsp3mcbsp3_sidetone %txrxƒú§Šfckick ¾disabledmcbsp@49026000ti,omap3-mcbspI`ÿîmpu Û67 âcommontxrxò€æmcbsp4 %txrxƒûŠfck ¾disabledmcbsp@48096000ti,omap3-mcbspH `ÿîmpu ÛQR âcommontxrxò€æmcbsp5 %txrxƒüŠfck ¾disabledsham@480c3000ti,omap3-shamæshamH 0dÛ1 E%rxtarget-module@48318000ti,sysc-omap2-timerti,syscH1€H1€H1€îrevsyscsyssø' ƒý°Šfckick+ ðH1€&timer@0ti,omap3430-timer€ƒýŠfckÛ%1@ýPGtarget-module@49032000ti,sysc-omap2-timerti,syscI I I îrevsyscsyssø' ƒþ¥Šfckick+ ðI timer@0ti,omap3430-timerÛ&timer@49034000ti,omap3430-timerI@Û'ætimer3timer@49036000ti,omap3430-timerI`Û(ætimer4timer@49038000ti,omap3430-timerI€Û)ætimer5gtimer@4903a000ti,omap3430-timerI Û*ætimer6gtimer@4903c000ti,omap3430-timerIÀÛ+ætimer7gtimer@4903e000ti,omap3430-timerIàÛ,ætimer8tgtimer@49040000ti,omap3430-timerIÛ-ætimer9ttimer@48086000ti,omap3430-timerH`Û.ætimer10ttimer@48088000ti,omap3430-timerH€Û/ætimer11ttarget-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@îrevsyscsyssø' ƒÿ¯Šfckick+ ðH0@timer@0ti,omap3430-timerÛ_1�usbhstll@48062000 ti,usbhs-tllH ÛN æusb_tll_hsusbhshost@48064000ti,usbhs-hostH@ æusb_host_hs+ð ‘ehci-phy œehci-phyohci@48064400ti,ohci-omap3HDÛL§ehci@48064800 ti,ehci-omapHHÛM¿gpmc@6e000000ti,omap3430-gpmcægpmcnÐÛ %rxtxÄÐ+O_ ð,Ónand@0,0ti,omap2-nand  Ûâñsw!x3xETxgxzˆZ—¥Z´ÎHÝ<÷xxº+Z+partition@0Cxloaderpartition@80000Cubootpartition@260000Cuboot environment&partition@2a0000Clinux*@partition@6a0000Crootfsjˆethernet@gpmcsmsc,lan9221smsc,lan9115IñTn!–3–ETg(—-¥Œz-ˆŒ÷››Îx´ˆKÝKŸ·+ÎÞìùdefault� Û ÿusb_otg_hs@480ab000ti,omap3-musbH °Û\]âmcdma æusb_otg_hs   " default� + :¿ Busb2-phy L2dss@48050000 ti,omap3-dssH¾okay ædss_coreƒµŠfck+ðdefault�  dispc@48050400ti,omap3-dispcHÛ ædss_dispcƒµŠfckencoder@4804fc00 ti,omap3-dsiHüHþ@Hÿ îprotophypllÛ ¾disabled ædss_dsi1ƒµ´ Šfcksys_clk+encoder@48050800ti,omap3-rfbiH ¾disabled ædss_rfbiƒµ¶Šfckickencoder@48050c00ti,omap3-vencH ¾okay ædss_vencƒ²Šfck R portendpoint ^  nÓssi-controller@48058000 ti,omap3-ssiæssi¾okayH€H�îsysgddÛGâgdd_mpu+ð ƒ  Šssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portH H¨îtxrxÛCDssi-port@4805b000ti,omap3-ssi-portH°H¸îtxrxÛEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%Ø$+÷,Jÿisp@480bc000 ti,omap3-ispH ÀüH Ø|Û z{l �Áports+bandgap@48002524H%$ti,omap34xx-bandgap �Ótarget-module@480cb000ti,sysc-omap3430-srti,syscæsmartreflex_coreH °$îsyscøƒŠfck+ ðH °smartreflex@0ti,omap3-smartreflex-coreÛtarget-module@480c9000ti,sysc-omap3430-srti,syscæsmartreflex_mpu_ivaH �$îsyscøƒŠfck+ ðH �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaÛtarget-module@50000000ti,sysc-omap2ti,syscPîrevƒáŠfckick+ ðP@opp-tableoperating-points-v2-ti-cpu{Óopp1-125000000 £sY@ ªà˜à˜à˜ ¸ÿÿÿÿopp2-250000000 £æ²€ ªg8g8g8 ¸ÿÿÿÿ Éopp3-500000000 £Íe ªO€O€O€ ¸ÿÿÿÿopp4-550000000 £ ÈU€ ªtxtxtx ¸ÿÿÿÿopp5-600000000 £#ÃF ª™p™p™p ¸ÿÿÿÿopp6-720000000 £*êT ª™p™p™p ¸ÿÿÿÿ Õthermal-zonescpu-thermal àú öè N  tripscpu_alert !8€ -ÐzpassiveÓcpu_crit !_� -Ð zcriticalcooling-mapsmap0 8 =ÿÿÿÿÿÿÿÿmemory@80000000smemory€leds gpio-ledsdefault�ledb Ccm-t3x:green L Rheartbeathsusb1_power_regregulator-fixed ‚hsusb1_vbus‘2Z ©2Z  hpÓhsusb2_power_regregulator-fixed ‚hsusb2_vbus‘2Z ©2Z  hpÓhsusb1_phyusb-nop-xceivÁ yÓhsusb2_phyusb-nop-xceivÁ yÓads7846-regregulator-fixed ‚ads7846-reg‘2Z ©2Z Óïsvideo-connectorsvideo-connectorCtvportendpoint ^Ó soundti,omap-twl4030 …cm-t35 Žregulator-vddvarioregulator-fixed ‚vddvario —Óregulator-vdd33aregulator-fixed‚vdd33a —Óregulator-mmc2-sdio-resetregulator-fixed‚regulator-mmc2-sdio-reset‘2Z ©2Z  æ «Óõ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0pagesizebci3v1-supplyio-channelsio-channel-namesti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplynon-removablecap-power-off-cardstatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpioslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-high