Ð þí `8°(°x4ti,omap3-beagle-xmti,omap3630ti,omap36xxti,omap3 +7TI OMAP3 BeagleBoard xMchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@49042000 {/connector0 „/connector1@�/ocp@68000000/usbhshost@48064000/ehci@48064800/hub@2/ethernet@1cpus+cpu@0arm,cortex-a8–cpu¢¦­cpu¹“àÇÛæõpmu@54000000arm,cortex-a8-pmu¢T€ debugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus¢h +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus¢ +  pinmux@30 ti,omap3-padconfpinctrl-single¢08+%4EZxÿ•default£épinmux_uart3_pins­npêpinmux_hsusb2_pins0­¤ ¦ ¨ ª ¬ ® pinmux_dss_dpi_pins2°­¤¦¨ª¸º¼¾ÀÂÄÆÈÊÌÎÐÒÔÖØÚpinmux_twl4030_pins­°Aìscm_conf@270sysconsimple-bus¢p0+ p0pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap¢°Ápbias_mmc_omap2430Èpbias_mmc_omap2430×w@ï-ÆÀòclocks+clock@68 ti,clksel¢hclock-mcbsp5-mux-fckti,composite-mux-clockmcbsp5_mux_fck¦ ' clock-mcbsp3-mux-fckti,composite-mux-clockmcbsp3_mux_fck¦ clock-mcbsp4-mux-fckti,composite-mux-clockmcbsp4_mux_fck¦ 'mcbsp5_fckti,composite-clock¦ úclock@4 ti,clksel¢clock-mcbsp1-mux-fckti,composite-mux-clockmcbsp1_mux_fck¦ 'clock-mcbsp2-mux-fckti,composite-mux-clockmcbsp2_mux_fck¦ 'mcbsp1_fckti,composite-clock¦ õmcbsp2_fckti,composite-clock¦÷mcbsp3_fckti,composite-clock¦ømcbsp4_fckti,composite-clock¦ùclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single¢ \+%4EZxÿpinmux_gpio1_pins­Aèpinmux_dss_dpi_pins10­  pinmux_twl4030_vpins ­ítarget-module@480a6000ti,sysc-omap2ti,sysc¢H `DH `HH `L4revsyscsyss> KY¦­ick+ H ` aes1@0 ti,omap3-aes¢P f  ktxrxtarget-module@480c5000ti,sysc-omap2ti,sysc¢H PDH PHH PL4revsyscsyss> KY¦­ick+ H P aes2@0 ti,omap3-aes¢P fABktxrxprm@48306000 ti,omap3-prm¢H0`@ clocks+virt_16_8m_ck fixed-clockuYosc_sys_ck@d40 ti,mux-clock¦¢ @sys_ck@1270ti,divider-clock¦'…¢p�#sys_clkout1@d70ti,gate-clock¦¢ p'dpll3_x2_ckfixed-factor-clock¦§²dpll3_m2x2_ckfixed-factor-clock¦ §²"dpll4_x2_ckfixed-factor-clock¦!§²corex2_fckfixed-factor-clock¦"§²$wkup_l4_ickfixed-factor-clock¦#§²ccorex2_d3_fckfixed-factor-clock¦$§²‹corex2_d5_fckfixed-factor-clock¦$§²Œclockdomainscm@48004000 ti,omap3-cm¢H@@clocks+dummy_apb_pclk fixed-clockuomap_32k_fck fixed-clocku€Ivirt_12m_ck fixed-clocku·virt_13m_ck fixed-clockuÆ]@virt_19200000_ck fixed-clocku$øvirt_26000000_ck fixed-clockuŒº€virt_38_4m_ck fixed-clockuIðdpll4_ck@d00ti,omap3-dpll-per-j-type-clock¦##¢ D 0!dpll4_m2_ck@d48ti,divider-clock¦!…?¢ H�%dpll4_m2x2_mul_ckfixed-factor-clock¦%§²&dpll4_m2x2_ck@d00ti,hsdiv-gate-clock¦&'¢ ¼'omap_96m_alwon_fckfixed-factor-clock¦'§²3dpll3_ck@d00ti,omap3-dpll-core-clock¦##¢ @ 0clock@1140 ti,clksel¢@clock-dpll3-m3ti,divider-clock dpll3_m3_ck¦'…�-clock-dpll4-m6ti,divider-clock dpll4_m6_ck¦!'…?�?clock-emu-src-mux ti,mux-clockemu_src_mux_ck¦#()*wclock-pclk-fckti,divider-clock pclk_fck¦+'…�clock-pclkx2-fckti,divider-clock pclkx2_fck¦+'…�clock-atclk-fckti,divider-clock atclk_fck¦+'…�clock-traceclk-src-fck ti,mux-clocktraceclk_src_fck¦#()*',clock-traceclk-fckti,divider-clock traceclk_fck¦,' …�dpll3_m3x2_mul_ckfixed-factor-clock¦-§².dpll3_m3x2_ck@d00ti,hsdiv-gate-clock¦.' ¢ ¼/emu_core_alwon_ckfixed-factor-clock¦/§²(sys_altclk fixed-clocku6mcbsp_clks fixed-clocku core_ckfixed-factor-clock¦ §²0dpll1_fck@940ti,divider-clock¦0'…¢ @�1dpll1_ck@904ti,omap3-dpll-clock¦#1¢  $ @ 4dpll1_x2_ckfixed-factor-clock¦§²2dpll1_x2m2_ck@944ti,divider-clock¦2…¢ D�Fcm_96m_fckfixed-factor-clock¦3§²4clock@d40 ti,clksel¢ @clock-dpll3-m2ti,divider-clock dpll3_m2_ck¦'…� clock-omap-96m-fck ti,mux-clock omap_96m_fck¦4#'Zclock-omap-54m-fck ti,mux-clock omap_54m_fck¦56'Bclock-omap-48m-fck ti,mux-clock omap_48m_fck¦76':clock@e40 ti,clksel¢@clock-dpll4-m3ti,divider-clock dpll4_m3_ck¦!'… �8clock-dpll4-m4ti,divider-clock dpll4_m4_ck¦!…�;dpll4_m3x2_mul_ckfixed-factor-clock¦8§²9dpll4_m3x2_ck@d00ti,hsdiv-gate-clock¦9'¢ ¼5cm_96m_d2_fckfixed-factor-clock¦4§²7omap_12m_fckfixed-factor-clock¦:§²[dpll4_m4x2_mul_ckti,fixed-factor-clock¦;Òàí<dpll4_m4x2_ck@d00ti,gate-clock¦<'¢ ¼í_dpll4_m5_ck@f40ti,divider-clock¦!…?¢@�=dpll4_m5x2_mul_ckti,fixed-factor-clock¦=Òàí>dpll4_m5x2_ck@d00ti,hsdiv-gate-clock¦>'¢ ¼í{dpll4_m6x2_mul_ckfixed-factor-clock¦?§²@dpll4_m6x2_ck@d00ti,hsdiv-gate-clock¦@'¢ ¼Aemu_per_alwon_ckfixed-factor-clock¦A§²)clock@d70 ti,clksel¢ pclock-clkout2-src-gate ti,composite-no-wait-gate-clockclkout2_src_gate_ck¦0'Dclock-clkout2-src-muxti,composite-mux-clockclkout2_src_mux_ck¦0#4BEclock-sys-clkout2ti,divider-clock sys_clkout2¦C'…@clkout2_src_ckti,composite-clock¦DECmpu_ckfixed-factor-clock¦F§²Garm_fck@924ti,divider-clock¦G¢ $…emu_mpu_alwon_ckfixed-factor-clock¦G§²*clock@a40 ti,clksel¢ @clock-l3-ickti,divider-clockl3_ick¦0…�Hclock-l4-ickti,divider-clockl4_ick¦H'…�Jclock-gpt10-mux-fckti,composite-mux-clockgpt10_mux_fck¦I#'Wclock-gpt11-mux-fckti,composite-mux-clockgpt11_mux_fck¦I#'Yclock-ssi-ssr-div-fck-3430es2ti,composite-divider-clockssi_ssr_div_fck_3430es2¦$'$€clock@c40 ti,clksel¢ @clock-rm-ickti,divider-clockrm_ick¦J'…�clock-gpt1-mux-fckti,composite-mux-clock gpt1_mux_fck¦I#bclock-usim-mux-fckti,composite-mux-clock usim_mux_fck(¦#KLMNOPQRS'�„clock@a00 ti,clksel¢ clock-gpt10-gate-fckti,composite-gate-clockgpt10_gate_fck¦#' Vclock-gpt11-gate-fckti,composite-gate-clockgpt11_gate_fck¦#' Xclock-mmchs2-fckti,wait-gate-clock mmchs2_fck¦'ºclock-mmchs1-fckti,wait-gate-clock mmchs1_fck¦'»clock-i2c3-fckti,wait-gate-clock i2c3_fck¦'¼clock-i2c2-fckti,wait-gate-clock i2c2_fck¦'½clock-i2c1-fckti,wait-gate-clock i2c1_fck¦'¾clock-mcbsp5-gate-fckti,composite-gate-clockmcbsp5_gate_fck¦ '  clock-mcbsp1-gate-fckti,composite-gate-clockmcbsp1_gate_fck¦ '  clock-mcspi4-fckti,wait-gate-clock mcspi4_fck¦T'¿clock-mcspi3-fckti,wait-gate-clock mcspi3_fck¦T'Àclock-mcspi2-fckti,wait-gate-clock mcspi2_fck¦T'Áclock-mcspi1-fckti,wait-gate-clock mcspi1_fck¦T'Âclock-uart2-fckti,wait-gate-clock uart2_fck¦T'Ãclock-uart1-fckti,wait-gate-clock uart1_fck¦T' Äclock-hdq-fckti,wait-gate-clockhdq_fck¦U'Åclock-modem-fckti,omap3-interface-clock modem_fck¦#'áclock-mspro-fckti,wait-gate-clock mspro_fck¦'clock-ssi-ssr-gate-fck-3430es2 ti,composite-no-wait-gate-clockssi_ssr_gate_fck_3430es2¦$'clock-mmchs3-fckti,wait-gate-clock mmchs3_fck¦'Ýgpt10_fckti,composite-clock¦VWgpt11_fckti,composite-clock¦XYcore_96m_fckfixed-factor-clock¦Z§²core_48m_fckfixed-factor-clock¦:§²Tcore_12m_fckfixed-factor-clock¦[§²Ucore_l3_ickfixed-factor-clock¦H§²\clock@a10 ti,clksel¢ clock-sdrc-ickti,wait-gate-clock sdrc_ick¦\'�clock-mmchs2-ickti,omap3-interface-clock mmchs2_ick¦]'Æclock-mmchs1-ickti,omap3-interface-clock mmchs1_ick¦]'Çclock-hdq-ickti,omap3-interface-clockhdq_ick¦]'Èclock-mcspi4-ickti,omap3-interface-clock mcspi4_ick¦]'Éclock-mcspi3-ickti,omap3-interface-clock mcspi3_ick¦]'Êclock-mcspi2-ickti,omap3-interface-clock mcspi2_ick¦]'Ëclock-mcspi1-ickti,omap3-interface-clock mcspi1_ick¦]'Ìclock-i2c3-ickti,omap3-interface-clock i2c3_ick¦]'Íclock-i2c2-ickti,omap3-interface-clock i2c2_ick¦]'Îclock-i2c1-ickti,omap3-interface-clock i2c1_ick¦]'Ïclock-uart2-ickti,omap3-interface-clock uart2_ick¦]'Ðclock-uart1-ickti,omap3-interface-clock uart1_ick¦]' Ñclock-gpt11-ickti,omap3-interface-clock gpt11_ick¦]' Òclock-gpt10-ickti,omap3-interface-clock gpt10_ick¦]' Óclock-mcbsp5-ickti,omap3-interface-clock mcbsp5_ick¦]' Ôclock-mcbsp1-ickti,omap3-interface-clock mcbsp1_ick¦]' Õclock-omapctrl-ickti,omap3-interface-clock omapctrl_ick¦]'Öclock-aes2-ickti,omap3-interface-clock aes2_ick¦]'clock-sha12-ickti,omap3-interface-clock sha12_ick¦]'×clock-icr-ickti,omap3-interface-clockicr_ick¦]'clock-des2-ickti,omap3-interface-clock des2_ick¦]'clock-mspro-ickti,omap3-interface-clock mspro_ick¦]'clock-mailboxes-ickti,omap3-interface-clockmailboxes_ick¦]'clock-sad2d-ickti,omap3-interface-clock sad2d_ick¦H'âclock-hsotgusb-ick-3430es2"ti,omap3-hsotgusb-interface-clockhsotgusb_ick_3430es2¦\'�clock-ssi-ick-3430es2ti,omap3-ssi-interface-clockssi_ick_3430es2¦^'clock-mmchs3-ickti,omap3-interface-clock mmchs3_ick¦]'Ügpmc_fckfixed-factor-clock¦\§²core_l4_ickfixed-factor-clock¦J§²]clock@e00 ti,clksel¢clock-dss-tv-fckti,gate-clock dss_tv_fck¦B'µclock-dss-96m-fckti,gate-clock dss_96m_fck¦Z'¶clock-dss2-alwon-fckti,gate-clockdss2_alwon_fck¦#'·clock-dss1-alwon-fck-3430es2ti,dss-gate-clockdss1_alwon_fck_3430es2¦_'í¸dummy_ck fixed-clockuclock@c00 ti,clksel¢ clock-gpt1-gate-fckti,composite-gate-clockgpt1_gate_fck¦#'aclock-gpio1-dbckti,gate-clock gpio1_dbck¦`'¬clock-wdt2-fckti,wait-gate-clock wdt2_fck¦`'­clock-sr1-fckti,wait-gate-clocksr1_fck¦#' clock-sr2-fckti,wait-gate-clocksr2_fck¦#' clock-usim-gate-fckti,composite-gate-clockusim_gate_fck¦Z' ƒgpt1_fckti,composite-clock¦abûwkup_32k_fckfixed-factor-clock¦I§²`clock@c10 ti,clksel¢ clock-wdt2-ickti,omap3-interface-clock wdt2_ick¦c'®clock-wdt1-ickti,omap3-interface-clock wdt1_ick¦c'¯clock-gpio1-ickti,omap3-interface-clock gpio1_ick¦c'°clock-omap-32ksync-ickti,omap3-interface-clockomap_32ksync_ick¦c'±clock-gpt12-ickti,omap3-interface-clock gpt12_ick¦c'²clock-gpt1-ickti,omap3-interface-clock gpt1_ick¦c'³clock-usim-ickti,omap3-interface-clock usim_ick¦c' ´per_96m_fckfixed-factor-clock¦3§² per_48m_fckfixed-factor-clock¦:§²dclock@1000 ti,clksel¢clock-uart3-fckti,wait-gate-clock uart3_fck¦d' ‘clock-gpt2-gate-fckti,composite-gate-clockgpt2_gate_fck¦#'fclock-gpt3-gate-fckti,composite-gate-clockgpt3_gate_fck¦#'hclock-gpt4-gate-fckti,composite-gate-clockgpt4_gate_fck¦#'jclock-gpt5-gate-fckti,composite-gate-clockgpt5_gate_fck¦#'lclock-gpt6-gate-fckti,composite-gate-clockgpt6_gate_fck¦#'nclock-gpt7-gate-fckti,composite-gate-clockgpt7_gate_fck¦#'pclock-gpt8-gate-fckti,composite-gate-clockgpt8_gate_fck¦#' rclock-gpt9-gate-fckti,composite-gate-clockgpt9_gate_fck¦#' tclock-gpio6-dbckti,gate-clock gpio6_dbck¦e'’clock-gpio5-dbckti,gate-clock gpio5_dbck¦e'“clock-gpio4-dbckti,gate-clock gpio4_dbck¦e'”clock-gpio3-dbckti,gate-clock gpio3_dbck¦e'•clock-gpio2-dbckti,gate-clock gpio2_dbck¦e' –clock-wdt3-fckti,wait-gate-clock wdt3_fck¦e' —clock-mcbsp2-gate-fckti,composite-gate-clockmcbsp2_gate_fck¦ 'clock-mcbsp3-gate-fckti,composite-gate-clockmcbsp3_gate_fck¦ 'clock-mcbsp4-gate-fckti,composite-gate-clockmcbsp4_gate_fck¦ 'clock-uart4-fckti,wait-gate-clock uart4_fck¦d'«clock@1040 ti,clksel¢@clock-gpt2-mux-fckti,composite-mux-clock gpt2_mux_fck¦I#gclock-gpt3-mux-fckti,composite-mux-clock gpt3_mux_fck¦I#'iclock-gpt4-mux-fckti,composite-mux-clock gpt4_mux_fck¦I#'kclock-gpt5-mux-fckti,composite-mux-clock gpt5_mux_fck¦I#'mclock-gpt6-mux-fckti,composite-mux-clock gpt6_mux_fck¦I#'oclock-gpt7-mux-fckti,composite-mux-clock gpt7_mux_fck¦I#'qclock-gpt8-mux-fckti,composite-mux-clock gpt8_mux_fck¦I#'sclock-gpt9-mux-fckti,composite-mux-clock gpt9_mux_fck¦I#'ugpt2_fckti,composite-clock¦fgügpt3_fckti,composite-clock¦higpt4_fckti,composite-clock¦jkgpt5_fckti,composite-clock¦lmgpt6_fckti,composite-clock¦nogpt7_fckti,composite-clock¦pqgpt8_fckti,composite-clock¦rsgpt9_fckti,composite-clock¦tuper_32k_alwon_fckfixed-factor-clock¦I§²eper_l4_ickfixed-factor-clock¦J§²vclock@1010 ti,clksel¢clock-gpio6-ickti,omap3-interface-clock gpio6_ick¦v'˜clock-gpio5-ickti,omap3-interface-clock gpio5_ick¦v'™clock-gpio4-ickti,omap3-interface-clock gpio4_ick¦v'šclock-gpio3-ickti,omap3-interface-clock gpio3_ick¦v'›clock-gpio2-ickti,omap3-interface-clock gpio2_ick¦v' œclock-wdt3-ickti,omap3-interface-clock wdt3_ick¦v' �clock-uart3-ickti,omap3-interface-clock uart3_ick¦v' žclock-uart4-ickti,omap3-interface-clock uart4_ick¦v'Ÿclock-gpt9-ickti,omap3-interface-clock gpt9_ick¦v'  clock-gpt8-ickti,omap3-interface-clock gpt8_ick¦v' ¡clock-gpt7-ickti,omap3-interface-clock gpt7_ick¦v'¢clock-gpt6-ickti,omap3-interface-clock gpt6_ick¦v'£clock-gpt5-ickti,omap3-interface-clock gpt5_ick¦v'¤clock-gpt4-ickti,omap3-interface-clock gpt4_ick¦v'¥clock-gpt3-ickti,omap3-interface-clock gpt3_ick¦v'¦clock-gpt2-ickti,omap3-interface-clock gpt2_ick¦v'§clock-mcbsp2-ickti,omap3-interface-clock mcbsp2_ick¦v'¨clock-mcbsp3-ickti,omap3-interface-clock mcbsp3_ick¦v'©clock-mcbsp4-ickti,omap3-interface-clock mcbsp4_ick¦v'ªemu_src_ckti,clkdm-gate-clock¦w+secure_32k_fck fixed-clocku€xgpt12_fckfixed-factor-clock¦x§²ýwdt1_fckfixed-factor-clock¦x§²security_l4_ick2fixed-factor-clock¦J§²yclock@a14 ti,clksel¢ clock-aes1-ickti,omap3-interface-clock aes1_ick¦y'clock-rng-ickti,omap3-interface-clockrng_ick¦y'öclock-sha11-ickti,omap3-interface-clock sha11_ick¦y'clock-des1-ickti,omap3-interface-clock des1_ick¦y'clock-pka-ickti,omap3-interface-clockpka_ick¦z'clock@f00 ti,clksel¢clock-cam-mclkti,gate-clock cam_mclk¦{'íclock-csi2-96m-fckti,gate-clock csi2_96m_fck¦'ßcam_ick@f10!ti,omap3-no-wait-interface-clock¦J¢'Þsecurity_l3_ickfixed-factor-clock¦H§²zssi_l4_ickfixed-factor-clock¦J§²^sr_l4_ickfixed-factor-clock¦J§²dpll2_fck@40ti,divider-clock¦0'…¢@�|dpll2_ck@4ti,omap3-dpll-clock¦#|¢$@4"4<}dpll2_m2_ck@44ti,divider-clock¦}…¢D�~iva2_ck@0ti,wait-gate-clock¦~¢'àclock@a18 ti,clksel¢ clock-mad2d-ickti,omap3-interface-clock mad2d_ick¦H'ãclock-usbtll-ickti,omap3-interface-clock usbtll_ick¦]'Ûssi_ssr_fck_3430es2ti,composite-clock¦€�ssi_sst_fck_3430es2fixed-factor-clock¦�§²sys_d2_ckfixed-factor-clock¦#§²Komap_96m_d2_fckfixed-factor-clock¦Z§²Lomap_96m_d4_fckfixed-factor-clock¦Z§²Momap_96m_d8_fckfixed-factor-clock¦Z§²Nomap_96m_d10_fckfixed-factor-clock¦Z§² Odpll5_m2_d4_ckfixed-factor-clock¦‚§²Pdpll5_m2_d8_ckfixed-factor-clock¦‚§²Qdpll5_m2_d16_ckfixed-factor-clock¦‚§²Rdpll5_m2_d20_ckfixed-factor-clock¦‚§²Susim_fckti,composite-clock¦ƒ„dpll5_ck@d04ti,omap3-dpll-clock¦##¢  $ L 4"4…dpll5_m2_ck@d50ti,divider-clock¦……¢ P�‚sgx_gate_fck@b00ti,composite-gate-clock¦0'¢ �core_d3_ckfixed-factor-clock¦0§²†core_d4_ckfixed-factor-clock¦0§²‡core_d6_ckfixed-factor-clock¦0§²ˆomap_192m_alwon_fckfixed-factor-clock¦'§²‰core_d2_ckfixed-factor-clock¦0§²Šsgx_mux_fck@b40ti,composite-mux-clock ¦†‡ˆ4‰Š‹Œ¢ @Žsgx_fckti,composite-clock¦�Ž sgx_ick@b10ti,wait-gate-clock¦H¢ 'äcpefuse_fck@a08ti,gate-clock¦#¢ 'Øts_fck@a08ti,gate-clock¦I¢ 'Ùusbtll_fck@a08ti,wait-gate-clock¦‚¢ 'Údss_ick_3430es2@e10ti,omap3-dss-interface-clock¦J¢'¹usbhost_120m_fck@1400ti,gate-clock¦‚¢'åusbhost_48m_fck@1400ti,dss-gate-clock¦:¢'æusbhost_ick@1410ti,omap3-dss-interface-clock¦J¢'çclockdomainscore_l3_clkdmti,clockdomain¦��dpll3_clkdmti,clockdomain¦dpll1_clkdmti,clockdomain¦per_clkdmti,clockdomainl¦‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«emu_clkdmti,clockdomain¦+dpll4_clkdmti,clockdomain¦!wkup_clkdmti,clockdomain$¦¬­®¯°±²³´dss_clkdmti,clockdomain¦µ¶·¸¹core_l4_clkdmti,clockdomain”¦º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝcam_clkdmti,clockdomain¦Þßiva2_clkdmti,clockdomain¦àdpll2_clkdmti,clockdomain¦}d2d_clkdmti,clockdomain ¦áâãdpll5_clkdmti,clockdomain¦…sgx_clkdmti,clockdomain¦äusbhost_clkdmti,clockdomain ¦åæçtarget-module@48320000ti,sysc-omap2ti,sysc¢H2H2 4revsyscK¦`±­fckick+ H2counter@0ti,omap-counter32k¢ interrupt-controller@48200000ti,omap3-intcE4¢H target-module@48056000ti,sysc-omap2ti,sysc¢H`H`,H`(4revsyscsyss># P KY¦\­ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma¢ ^i v`gpio@48310000ti,omap3-gpio¢H1 gpio1ƒ•¥E4•default£ègpio@49050000ti,omap3-gpio¢I gpio2•¥E4gpio@49052000ti,omap3-gpio¢I  gpio3•¥E4gpio@49054000ti,omap3-gpio¢I@ gpio4•¥E4gpio@49056000ti,omap3-gpio¢I` !gpio5•¥E4gpio@49058000ti,omap3-gpio¢I€ "gpio6•¥E4serial@4806a000ti,omap3-uart¢H  ±Hf12ktxrxuart1uÜlserial@4806c000ti,omap3-uart¢HÀ±If34ktxrxuart2uÜlserial@49020000ti,omap3-uart¢I±Jénf56ktxrxuart3uÜl•default£êi2c@48070000 ti,omap3-i2c¢H€ 8+i2c1u'¬@twl@48¢H  ¦ë­fck ti,twl4030E4•default£ìíaudioti,twl4030-audiocodecpower>ti,twl4030-power-beagleboard-xmti,twl4030-power-idle-osc-offÅrtcti,twl4030-rtc bciti,twl4030-bci Õîãï ïvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2Èusb_1v8×w@ïw@regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1× 'Àï regulator-vdacti,twl4030-vdac×w@ïw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1×:�ï0°óregulator-vmmc2ti,twl4030-vmmc2×:�ï0°regulator-vusb1v5ti,twl4030-vusb1v5ðregulator-vusb1v8ti,twl4030-vusb1v8ñregulator-vusb3v1ti,twl4030-vusb3v1îregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2×w@ïw@regulator-vsimti,twl4030-vsim×w@ï-ÆÀôgpioti,twl4030-gpio•¥E4 +¡Ätwl4030-usbti,twl4030-usb 8ðFñTîbkÿpwmti,twl4030-pwmvpwmledti,twl4030-pwmledvpwrbuttonti,twl4030-pwrbutton keypadti,twl4030-keypad �‘madcti,twl4030-madc ¤ïi2c@48072000 ti,omap3-i2c¢H € 9+i2c2u€i2c@48060000 ti,omap3-i2c¢H€ =+i2c3u† mailbox@48094000ti,omap3-mailboxmailbox¢H @ ¶ÂÔmbox-dsp æ ñspi@48098000ti,omap2-mcspi¢H € A+mcspi1ü@f#$%&'()* ktx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi¢H   B+mcspi2ü f+,-.ktx0rx0tx1rx1spi@480b8000ti,omap2-mcspi¢H € [+mcspi3ü fktx0rx0tx1rx1spi@480ba000ti,omap2-mcspi¢H   0+mcspi4üfFGktx0rx01w@480b2000 ti,omap3-1w¢H  :hdq1wmmc@4809c000ti,omap3-hsmmc¢H À Smmc1 f=>ktxrxò$ó0ô=mmc@480b4000ti,omap3-hsmmc¢H @ Vmmc2f/0ktxrx Gdisabledmmc@480ad000ti,omap3-hsmmc¢H Ð ^mmc3fMNktxrx Gdisabledmmu@480bd400Nti,omap2-iommu¢H Ô€ mmu_isp[mmu@5d000000Nti,omap2-iommu¢]€ mmu_iva Gdisabledwdt@48314000 ti,omap3-wdt¢H1@€ wd_timer2mcbsp@48074000ti,omap3-mcbsp¢H@ÿ4mpu  ;< kcommontxrx{€mcbsp1f ktxrx¦õ­fck Gdisabledtarget-module@480a0000ti,sysc-omap2ti,sysc¢H <H @H D4revsyscsyss>KY¦ö­ick+ H rng@0 ti,omap2-rng¢  4mcbsp@49022000ti,omap3-mcbsp¢I ÿI€ÿ 4mpusidetone >?kcommontxrxsidetone{mcbsp2mcbsp2_sidetonef!"ktxrx¦÷¨­fckickGokaymcbsp@49024000ti,omap3-mcbsp¢I@ÿI ÿ 4mpusidetone YZkcommontxrxsidetone{€mcbsp3mcbsp3_sidetonefktxrx¦ø©­fckick Gdisabledmcbsp@49026000ti,omap3-mcbsp¢I`ÿ4mpu  67 kcommontxrx{€mcbsp4fktxrx¦ù­fckŠ Gdisabledmcbsp@48096000ti,omap3-mcbsp¢H `ÿ4mpu  QR kcommontxrx{€mcbsp5fktxrx¦ú­fck Gdisabledsham@480c3000ti,omap3-shamsham¢H 0d 1fEkrxtarget-module@48318000ti,sysc-omap2-timerti,sysc¢H1€H1€H1€4revsyscsyss>' KY¦û³­fckick+ H1€›¯timer@0ti,omap3430-timer¢€¦û­fck %ºÉûÙItarget-module@49032000ti,sysc-omap2-timerti,sysc¢I I I 4revsyscsyss>' KY¦ü§­fckick+ I timer@0ti,omap3430-timer¢ &timer@49034000ti,omap3430-timer¢I@ 'timer3timer@49036000ti,omap3430-timer¢I` (timer4timer@49038000ti,omap3430-timer¢I€ )timer5ðtimer@4903a000ti,omap3430-timer¢I  *timer6ðtimer@4903c000ti,omap3430-timer¢IÀ +timer7ðtimer@4903e000ti,omap3430-timer¢Ià ,timer8ýðtimer@49040000ti,omap3430-timer¢I -timer9ýtimer@48086000ti,omap3430-timer¢H` .timer10ýtimer@48088000ti,omap3430-timer¢H€ /timer11ýtarget-module@48304000ti,sysc-omap2-timerti,sysc¢H0@H0@H0@4revsyscsyss>' KY¦ý²­fckick+ H0@timer@0ti,omap3430-timer¢ _º usbhstll@48062000 ti,usbhs-tll¢H  N usb_tll_hsusbhshost@48064000ti,usbhs-host¢H@ usb_host_hs+ ehci-phyohci@48064400ti,ohci-omap3¢HD L%ehci@48064800 ti,ehci-omap¢HH M=þ+hub@2 usb424,9514¢+ethernet@1 usb424,ec00¢gpmc@6e000000ti,omap3430-gpmcgpmc¢nÐ fkrxtxBN+E4•¥usb_otg_hs@480ab000ti,omap3-musb¢H ° \]kmcdma usb_otg_hs`ks |‹ÿ=ÿ “usb2-phyf�2dss@48050000 ti,omap3-dss¢HGokay dss_core¦¸­fck+•default£dispc@48050400ti,omap3-dispc¢H  dss_dispc¦¸­fckencoder@4804fc00 ti,omap3-dsi¢HüHþ@Hÿ 4protophypll  Gdisabled dss_dsi1¦¸· ­fcksys_clk+encoder@48050800ti,omap3-rfbi¢H Gdisabled dss_rfbi¦¸¹­fckickencoder@48050c00ti,omap3-venc¢H Gokay dss_venc¦µ¶­fcktv_dac_clk£portendpoint¯¿portendpoint¯Ëssi-controller@48058000 ti,omap3-ssissiGokay¢H€H�4sysgdd Gkgdd_mpu+ ¦� ­ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port¢H H¨4txrx CDssi-port@4805b000ti,omap3-ssi-port¢H°H¸4txrx EFserial@49042000ti,omap3-uart¢I  PfQRktxrxuart4uÜlregulator-abb-mpu ti,abb-v1 Èabb_mpu_iva+¢H0rðH0h4base-addressint-addressÖ¦#ï`sO€7Èûpinmux@480025a0 ti,omap3-padconfpinctrl-single¢H% \+%4EZxÿ•default£pinmux_hsusb2_2_pins0­PRT V X Z isp@480bc000 ti,omap3-isp¢H ÀüH Ø Áð#ports+bandgap@48002524¢H%$ti,omap36xx-bandgap/ target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_core¢H °84sysc> K¦ ­fck+ H °smartreflex@0ti,omap3-smartreflex-core¢ target-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_iva¢H �84sysc> K¦ ­fck+ H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva¢ target-module@50000000ti,sysc-omap4ti,sysc¢PþPþ 4revsysc P K¦ ä­fckick+ Popp-tableoperating-points-v2-ti-cpuÁopp50-300000000Eá£LssssssZÿÿÿÿkopp100-600000000E#ÃFLO€O€O€O€O€O€Zÿÿÿÿopp130-800000000E/¯L7È7È7È7È7È7ÈZÿÿÿÿopp1g-1000000000E;šÊLûûûûûûZÿÿÿÿopp_supplyti,omap-opp-supplywûthermal-zonescpu-thermal’ú¨è¶N à tripscpu_alertÓ8€ßÐ�passive cpu_critÓ_�ßÐ �criticalcooling-mapsmap0ê  ïÿÿÿÿÿÿÿÿmemory@80000000–memory¢€ oscillator fixed-clockuŒº€ëled-controller-1 gpio-ledsled-1þbeagleboard::usr0   heartbeatled-2þbeagleboard::usr1  mmc0led-controller-2 pwm-ledsled-3þbeagleboard::pmu_stat  w5”%soundti,omap-twl4030 4omap3beagle=gpio_keys gpio-keysuserþuser FQhsusb2_power_regregulator-fixed Èhsusb2_vbus×2Z ï2Z  _dphsusb2_phyusb-nop-xceiv u�kþencoder0 ti,tfp410 Œports+port@0¢endpoint¯port@1¢endpoint¯connector0dvi-connectorþdviœ¤portendpoint¯connector1svideo-connectorþtvportendpoint¯etb@5401b000"arm,coresight-etb10arm,primecell¢T°¦+ ­apb_pclkin-portsportendpoint¯etm@54010000"arm,coresight-etm3xarm,primecell¢T¦+ ­apb_pclkout-portsportendpoint¯ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3display0display1ethernetdevice_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedti,use_poweroffbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthstatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelabelgpioslinux,default-triggerpwmsmax-brightnessti,modelti,mcbsplinux,codewakeup-sourcegpiostartup-delay-usreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus