Ð þí{8ˆ( óP2logicpd,dm3730-som-lv-devkitti,omap3630ti,omap3 ++7LogicPD Zoom DM3730 SOM-LV Development Kitchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@49042000 {/displaycpus+cpu@0arm,cortex-a8„cpu�”›cpu§“àµÉÔãïpmu@54000000arm,cortex-a8-pmu�T€÷debugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h÷ + l3_mainl4@48000000ti,omap3-l4-coresimple-bus+  Hscm@2000ti,omap3-scmsimple-bus� +  pinmux@30 ti,omap3-padconfpinctrl-single�08+"3Hfÿïçpinmux_mm3_pins0ƒ468: ¢ïüpinmux_mcbsp2_pins ƒ ïpinmux_uart2_pins(ƒDFHJhïèpinmux_mcspi1_pins ƒ˜šœžï÷pinmux_hsusb2_pins0ƒ¤ ¦ ¨ ª ¬ ® ï pinmux_hsusb_otg_pins`ƒrtvxz|~€‚„†ˆïpinmux_i2c1_pinsƒŠŒŠïépinmux_i2c2_pinsƒŽ�ïòpinmux_i2c3_pinsƒ’”ïópinmux_tsc2004_pinsƒVïõpinmux_twl4030_pinsƒ°Aïëpinmux_gpio_key_pinsƒþï"pinmux_led_pinsƒ.ï$pinmux_lan9221_pinsƒTï pinmux_mmc1_pins@ƒüïùpinmux_lcd_enable_pinƒZï&pinmux_dss_dpi_pins1 ƒ¤¦¨ª¬®°²´¶¸º¼¾ÀÂÄÆÈÊïscm_conf@270sysconsimple-bus�p0+  p0ïpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap�°—pbias_mmc_omap2430žpbias_mmc_omap2430­w@Å-ÆÀïøclocks+clock@68 ti,clksel�hÝclock-mcbsp5-mux-fckÝti,composite-mux-clockêmcbsp5_mux_fck”ýï clock-mcbsp3-mux-fckÝti,composite-mux-clockêmcbsp3_mux_fck” ïclock-mcbsp4-mux-fckÝti,composite-mux-clockêmcbsp4_mux_fck” ýïmcbsp5_fckÝti,composite-clock” ïclock@4 ti,clksel�Ýclock-mcbsp1-mux-fckÝti,composite-mux-clockêmcbsp1_mux_fck”ýï clock-mcbsp2-mux-fckÝti,composite-mux-clockêmcbsp2_mux_fck” ýïmcbsp1_fckÝti,composite-clock” ïmcbsp2_fckÝti,composite-clock”ïmcbsp3_fckÝti,composite-clock”ïmcbsp4_fckÝti,composite-clock”ïclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+"3Hfÿpinmux_hsusb1_reset_pinƒï!pinmux_wl127x_gpio_pinƒ  ïýpinmux_twl4030_vpins ƒïìpinmux_led_pins_wkupƒ$ï%pinmux_backlight_pinsƒï)target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `L revsyscsyss !/”›ick+  H ` aes1@0 ti,omap3-aes�P÷<  Atxrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PL revsyscsyss !/”›ick+  H P aes2@0 ti,omap3-aes�P÷<ABAtxrxprm@48306000 ti,omap3-prm�H0`@÷ clocks+virt_16_8m_ckÝ fixed-clockKYïosc_sys_ck@d40Ý ti,mux-clock”� @ïsys_ck@1270Ýti,divider-clock”ý[�pfï"sys_clkout1@d70Ýti,gate-clock”� pýdpll3_x2_ckÝfixed-factor-clock”}ˆdpll3_m2x2_ckÝfixed-factor-clock”}ˆï!dpll4_x2_ckÝfixed-factor-clock” }ˆcorex2_fckÝfixed-factor-clock”!}ˆï#wkup_l4_ickÝfixed-factor-clock”"}ˆïbcorex2_d3_fckÝfixed-factor-clock”#}ˆïŠcorex2_d5_fckÝfixed-factor-clock”#}ˆï‹clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclkÝ fixed-clockKomap_32k_fckÝ fixed-clockK€ïHvirt_12m_ckÝ fixed-clockK·ïvirt_13m_ckÝ fixed-clockKÆ]@ïvirt_19200000_ckÝ fixed-clockK$øïvirt_26000000_ckÝ fixed-clockKŒº€ïvirt_38_4m_ckÝ fixed-clockKIðïdpll4_ck@d00Ýti,omap3-dpll-per-j-type-clock”""� D 0ï dpll4_m2_ck@d48Ýti,divider-clock” [?� Hfï$dpll4_m2x2_mul_ckÝfixed-factor-clock”$}ˆï%dpll4_m2x2_ck@d00Ýti,hsdiv-gate-clock”%ý� ’ï&omap_96m_alwon_fckÝfixed-factor-clock”&}ˆï2dpll3_ck@d00Ýti,omap3-dpll-core-clock”""� @ 0ïclock@1140 ti,clksel�@Ýclock-dpll3-m3Ýti,divider-clock êdpll3_m3_ck”ý[fï,clock-dpll4-m6Ýti,divider-clock êdpll4_m6_ck” ý[?fï>clock-emu-src-muxÝ ti,mux-clockêemu_src_mux_ck”"'()ïvclock-pclk-fckÝti,divider-clock êpclk_fck”*ý[fclock-pclkx2-fckÝti,divider-clock êpclkx2_fck”*ý[fclock-atclk-fckÝti,divider-clock êatclk_fck”*ý[fclock-traceclk-src-fckÝ ti,mux-clockêtraceclk_src_fck”"'()ýï+clock-traceclk-fckÝti,divider-clock êtraceclk_fck”+ý [fdpll3_m3x2_mul_ckÝfixed-factor-clock”,}ˆï-dpll3_m3x2_ck@d00Ýti,hsdiv-gate-clock”-ý � ’ï.emu_core_alwon_ckÝfixed-factor-clock”.}ˆï'sys_altclkÝ fixed-clockKï5mcbsp_clksÝ fixed-clockKïcore_ckÝfixed-factor-clock”}ˆï/dpll1_fck@940Ýti,divider-clock”/ý[� @fï0dpll1_ck@904Ýti,omap3-dpll-clock”"0�  $ @ 4ïdpll1_x2_ckÝfixed-factor-clock”}ˆï1dpll1_x2m2_ck@944Ýti,divider-clock”1[� DfïEcm_96m_fckÝfixed-factor-clock”2}ˆï3clock@d40 ti,clksel� @Ýclock-dpll3-m2Ýti,divider-clock êdpll3_m2_ck”ý[fïclock-omap-96m-fckÝ ti,mux-clock êomap_96m_fck”3"ýïYclock-omap-54m-fckÝ ti,mux-clock êomap_54m_fck”45ýïAclock-omap-48m-fckÝ ti,mux-clock êomap_48m_fck”65ýï9clock@e40 ti,clksel�@Ýclock-dpll4-m3Ýti,divider-clock êdpll4_m3_ck” ý[ fï7clock-dpll4-m4Ýti,divider-clock êdpll4_m4_ck” [fï:dpll4_m3x2_mul_ckÝfixed-factor-clock”7}ˆï8dpll4_m3x2_ck@d00Ýti,hsdiv-gate-clock”8ý� ’ï4cm_96m_d2_fckÝfixed-factor-clock”3}ˆï6omap_12m_fckÝfixed-factor-clock”9}ˆïZdpll4_m4x2_mul_ckÝti,fixed-factor-clock”:¨¶Ãï;dpll4_m4x2_ck@d00Ýti,gate-clock”;ý� ’Ãï^dpll4_m5_ck@f40Ýti,divider-clock” [?�@fï<dpll4_m5x2_mul_ckÝti,fixed-factor-clock”<¨¶Ãï=dpll4_m5x2_ck@d00Ýti,hsdiv-gate-clock”=ý� ’Ãïzdpll4_m6x2_mul_ckÝfixed-factor-clock”>}ˆï?dpll4_m6x2_ck@d00Ýti,hsdiv-gate-clock”?ý� ’ï@emu_per_alwon_ckÝfixed-factor-clock”@}ˆï(clock@d70 ti,clksel� pÝclock-clkout2-src-gateÝ ti,composite-no-wait-gate-clockêclkout2_src_gate_ck”/ýïCclock-clkout2-src-muxÝti,composite-mux-clockêclkout2_src_mux_ck”/"3AïDclock-sys-clkout2Ýti,divider-clock êsys_clkout2”Bý[@Öclkout2_src_ckÝti,composite-clock”CDïBmpu_ckÝfixed-factor-clock”E}ˆïFarm_fck@924Ýti,divider-clock”F� $[emu_mpu_alwon_ckÝfixed-factor-clock”F}ˆï)clock@a40 ti,clksel� @Ýclock-l3-ickÝti,divider-clockêl3_ick”/[fïGclock-l4-ickÝti,divider-clockêl4_ick”Gý[fïIclock-gpt10-mux-fckÝti,composite-mux-clockêgpt10_mux_fck”H"ýïVclock-gpt11-mux-fckÝti,composite-mux-clockêgpt11_mux_fck”H"ýïXclock-ssi-ssr-div-fck-3430es2Ýti,composite-divider-clockêssi_ssr_div_fck_3430es2”#ý$ìïclock@c40 ti,clksel� @Ýclock-rm-ickÝti,divider-clockêrm_ick”Iý[fclock-gpt1-mux-fckÝti,composite-mux-clock êgpt1_mux_fck”H"ïaclock-usim-mux-fckÝti,composite-mux-clock êusim_mux_fck(”"JKLMNOPQRýfïƒclock@a00 ti,clksel� Ýclock-gpt10-gate-fckÝti,composite-gate-clockêgpt10_gate_fck”"ý ïUclock-gpt11-gate-fckÝti,composite-gate-clockêgpt11_gate_fck”"ý ïWclock-mmchs2-fckÝti,wait-gate-clock êmmchs2_fck”ýï¹clock-mmchs1-fckÝti,wait-gate-clock êmmchs1_fck”ýïºclock-i2c3-fckÝti,wait-gate-clock êi2c3_fck”ýï»clock-i2c2-fckÝti,wait-gate-clock êi2c2_fck”ýï¼clock-i2c1-fckÝti,wait-gate-clock êi2c1_fck”ýï½clock-mcbsp5-gate-fckÝti,composite-gate-clockêmcbsp5_gate_fck”ý ï clock-mcbsp1-gate-fckÝti,composite-gate-clockêmcbsp1_gate_fck”ý ï clock-mcspi4-fckÝti,wait-gate-clock êmcspi4_fck”Sýï¾clock-mcspi3-fckÝti,wait-gate-clock êmcspi3_fck”Sýï¿clock-mcspi2-fckÝti,wait-gate-clock êmcspi2_fck”SýïÀclock-mcspi1-fckÝti,wait-gate-clock êmcspi1_fck”SýïÁclock-uart2-fckÝti,wait-gate-clock êuart2_fck”SýïÂclock-uart1-fckÝti,wait-gate-clock êuart1_fck”Sý ïÃclock-hdq-fckÝti,wait-gate-clockêhdq_fck”TýïÄclock-modem-fckÝti,omap3-interface-clock êmodem_fck”"ýïàclock-mspro-fckÝti,wait-gate-clock êmspro_fck”ýclock-ssi-ssr-gate-fck-3430es2Ý ti,composite-no-wait-gate-clockêssi_ssr_gate_fck_3430es2”#ýï~clock-mmchs3-fckÝti,wait-gate-clock êmmchs3_fck”ýïÜgpt10_fckÝti,composite-clock”UVgpt11_fckÝti,composite-clock”WXcore_96m_fckÝfixed-factor-clock”Y}ˆïcore_48m_fckÝfixed-factor-clock”9}ˆïScore_12m_fckÝfixed-factor-clock”Z}ˆïTcore_l3_ickÝfixed-factor-clock”G}ˆï[clock@a10 ti,clksel� Ýclock-sdrc-ickÝti,wait-gate-clock êsdrc_ick”[ýïŽclock-mmchs2-ickÝti,omap3-interface-clock êmmchs2_ick”\ýïÅclock-mmchs1-ickÝti,omap3-interface-clock êmmchs1_ick”\ýïÆclock-hdq-ickÝti,omap3-interface-clockêhdq_ick”\ýïÇclock-mcspi4-ickÝti,omap3-interface-clock êmcspi4_ick”\ýïÈclock-mcspi3-ickÝti,omap3-interface-clock êmcspi3_ick”\ýïÉclock-mcspi2-ickÝti,omap3-interface-clock êmcspi2_ick”\ýïÊclock-mcspi1-ickÝti,omap3-interface-clock êmcspi1_ick”\ýïËclock-i2c3-ickÝti,omap3-interface-clock êi2c3_ick”\ýïÌclock-i2c2-ickÝti,omap3-interface-clock êi2c2_ick”\ýïÍclock-i2c1-ickÝti,omap3-interface-clock êi2c1_ick”\ýïÎclock-uart2-ickÝti,omap3-interface-clock êuart2_ick”\ýïÏclock-uart1-ickÝti,omap3-interface-clock êuart1_ick”\ý ïÐclock-gpt11-ickÝti,omap3-interface-clock êgpt11_ick”\ý ïÑclock-gpt10-ickÝti,omap3-interface-clock êgpt10_ick”\ý ïÒclock-mcbsp5-ickÝti,omap3-interface-clock êmcbsp5_ick”\ý ïÓclock-mcbsp1-ickÝti,omap3-interface-clock êmcbsp1_ick”\ý ïÔclock-omapctrl-ickÝti,omap3-interface-clock êomapctrl_ick”\ýïÕclock-aes2-ickÝti,omap3-interface-clock êaes2_ick”\ýïclock-sha12-ickÝti,omap3-interface-clock êsha12_ick”\ýïÖclock-icr-ickÝti,omap3-interface-clockêicr_ick”\ýclock-des2-ickÝti,omap3-interface-clock êdes2_ick”\ýclock-mspro-ickÝti,omap3-interface-clock êmspro_ick”\ýclock-mailboxes-ickÝti,omap3-interface-clockêmailboxes_ick”\ýclock-sad2d-ickÝti,omap3-interface-clock êsad2d_ick”Gýïáclock-hsotgusb-ick-3430es2Ý"ti,omap3-hsotgusb-interface-clockêhsotgusb_ick_3430es2”[ýï�clock-ssi-ick-3430es2Ýti,omap3-ssi-interface-clockêssi_ick_3430es2”]ýïclock-mmchs3-ickÝti,omap3-interface-clock êmmchs3_ick”\ýïÛgpmc_fckÝfixed-factor-clock”[}ˆcore_l4_ickÝfixed-factor-clock”I}ˆï\clock@e00 ti,clksel�Ýclock-dss-tv-fckÝti,gate-clock êdss_tv_fck”Aýï´clock-dss-96m-fckÝti,gate-clock êdss_96m_fck”Yýïµclock-dss2-alwon-fckÝti,gate-clockêdss2_alwon_fck”"ýï¶clock-dss1-alwon-fck-3430es2Ýti,dss-gate-clockêdss1_alwon_fck_3430es2”^ýÃï·dummy_ckÝ fixed-clockKclock@c00 ti,clksel� Ýclock-gpt1-gate-fckÝti,composite-gate-clockêgpt1_gate_fck”"ýï`clock-gpio1-dbckÝti,gate-clock êgpio1_dbck”_ýï«clock-wdt2-fckÝti,wait-gate-clock êwdt2_fck”_ýï¬clock-sr1-fckÝti,wait-gate-clockêsr1_fck”"ýïclock-sr2-fckÝti,wait-gate-clockêsr2_fck”"ýïclock-usim-gate-fckÝti,composite-gate-clockêusim_gate_fck”Yý ï‚gpt1_fckÝti,composite-clock”`aïwkup_32k_fckÝfixed-factor-clock”H}ˆï_clock@c10 ti,clksel� Ýclock-wdt2-ickÝti,omap3-interface-clock êwdt2_ick”býï­clock-wdt1-ickÝti,omap3-interface-clock êwdt1_ick”býï®clock-gpio1-ickÝti,omap3-interface-clock êgpio1_ick”býï¯clock-omap-32ksync-ickÝti,omap3-interface-clockêomap_32ksync_ick”býï°clock-gpt12-ickÝti,omap3-interface-clock êgpt12_ick”býï±clock-gpt1-ickÝti,omap3-interface-clock êgpt1_ick”býï²clock-usim-ickÝti,omap3-interface-clock êusim_ick”bý ï³per_96m_fckÝfixed-factor-clock”2}ˆï per_48m_fckÝfixed-factor-clock”9}ˆïcclock@1000 ti,clksel�Ýclock-uart3-fckÝti,wait-gate-clock êuart3_fck”cý ï�clock-gpt2-gate-fckÝti,composite-gate-clockêgpt2_gate_fck”"ýïeclock-gpt3-gate-fckÝti,composite-gate-clockêgpt3_gate_fck”"ýïgclock-gpt4-gate-fckÝti,composite-gate-clockêgpt4_gate_fck”"ýïiclock-gpt5-gate-fckÝti,composite-gate-clockêgpt5_gate_fck”"ýïkclock-gpt6-gate-fckÝti,composite-gate-clockêgpt6_gate_fck”"ýïmclock-gpt7-gate-fckÝti,composite-gate-clockêgpt7_gate_fck”"ýïoclock-gpt8-gate-fckÝti,composite-gate-clockêgpt8_gate_fck”"ý ïqclock-gpt9-gate-fckÝti,composite-gate-clockêgpt9_gate_fck”"ý ïsclock-gpio6-dbckÝti,gate-clock êgpio6_dbck”dýï‘clock-gpio5-dbckÝti,gate-clock êgpio5_dbck”dýï’clock-gpio4-dbckÝti,gate-clock êgpio4_dbck”dýï“clock-gpio3-dbckÝti,gate-clock êgpio3_dbck”dýï”clock-gpio2-dbckÝti,gate-clock êgpio2_dbck”dý ï•clock-wdt3-fckÝti,wait-gate-clock êwdt3_fck”dý ï–clock-mcbsp2-gate-fckÝti,composite-gate-clockêmcbsp2_gate_fck”ýïclock-mcbsp3-gate-fckÝti,composite-gate-clockêmcbsp3_gate_fck”ýïclock-mcbsp4-gate-fckÝti,composite-gate-clockêmcbsp4_gate_fck”ýïclock-uart4-fckÝti,wait-gate-clock êuart4_fck”cýïªclock@1040 ti,clksel�@Ýclock-gpt2-mux-fckÝti,composite-mux-clock êgpt2_mux_fck”H"ïfclock-gpt3-mux-fckÝti,composite-mux-clock êgpt3_mux_fck”H"ýïhclock-gpt4-mux-fckÝti,composite-mux-clock êgpt4_mux_fck”H"ýïjclock-gpt5-mux-fckÝti,composite-mux-clock êgpt5_mux_fck”H"ýïlclock-gpt6-mux-fckÝti,composite-mux-clock êgpt6_mux_fck”H"ýïnclock-gpt7-mux-fckÝti,composite-mux-clock êgpt7_mux_fck”H"ýïpclock-gpt8-mux-fckÝti,composite-mux-clock êgpt8_mux_fck”H"ýïrclock-gpt9-mux-fckÝti,composite-mux-clock êgpt9_mux_fck”H"ýïtgpt2_fckÝti,composite-clock”efïgpt3_fckÝti,composite-clock”ghgpt4_fckÝti,composite-clock”ijgpt5_fckÝti,composite-clock”klgpt6_fckÝti,composite-clock”mngpt7_fckÝti,composite-clock”opgpt8_fckÝti,composite-clock”qrgpt9_fckÝti,composite-clock”stper_32k_alwon_fckÝfixed-factor-clock”H}ˆïdper_l4_ickÝfixed-factor-clock”I}ˆïuclock@1010 ti,clksel�Ýclock-gpio6-ickÝti,omap3-interface-clock êgpio6_ick”uýï—clock-gpio5-ickÝti,omap3-interface-clock êgpio5_ick”uýï˜clock-gpio4-ickÝti,omap3-interface-clock êgpio4_ick”uýï™clock-gpio3-ickÝti,omap3-interface-clock êgpio3_ick”uýïšclock-gpio2-ickÝti,omap3-interface-clock êgpio2_ick”uý ï›clock-wdt3-ickÝti,omap3-interface-clock êwdt3_ick”uý ïœclock-uart3-ickÝti,omap3-interface-clock êuart3_ick”uý ï�clock-uart4-ickÝti,omap3-interface-clock êuart4_ick”uýïžclock-gpt9-ickÝti,omap3-interface-clock êgpt9_ick”uý ïŸclock-gpt8-ickÝti,omap3-interface-clock êgpt8_ick”uý ï clock-gpt7-ickÝti,omap3-interface-clock êgpt7_ick”uýï¡clock-gpt6-ickÝti,omap3-interface-clock êgpt6_ick”uýï¢clock-gpt5-ickÝti,omap3-interface-clock êgpt5_ick”uýï£clock-gpt4-ickÝti,omap3-interface-clock êgpt4_ick”uýï¤clock-gpt3-ickÝti,omap3-interface-clock êgpt3_ick”uýï¥clock-gpt2-ickÝti,omap3-interface-clock êgpt2_ick”uýï¦clock-mcbsp2-ickÝti,omap3-interface-clock êmcbsp2_ick”uýï§clock-mcbsp3-ickÝti,omap3-interface-clock êmcbsp3_ick”uýï¨clock-mcbsp4-ickÝti,omap3-interface-clock êmcbsp4_ick”uýï©emu_src_ckÝti,clkdm-gate-clock”vï*secure_32k_fckÝ fixed-clockK€ïwgpt12_fckÝfixed-factor-clock”w}ˆï wdt1_fckÝfixed-factor-clock”w}ˆsecurity_l4_ick2Ýfixed-factor-clock”I}ˆïxclock@a14 ti,clksel� Ýclock-aes1-ickÝti,omap3-interface-clock êaes1_ick”xýïclock-rng-ickÝti,omap3-interface-clockêrng_ick”xýïclock-sha11-ickÝti,omap3-interface-clock êsha11_ick”xýclock-des1-ickÝti,omap3-interface-clock êdes1_ick”xýclock-pka-ickÝti,omap3-interface-clockêpka_ick”yýclock@f00 ti,clksel�Ýclock-cam-mclkÝti,gate-clock êcam_mclk”zýÃclock-csi2-96m-fckÝti,gate-clock êcsi2_96m_fck”ýïÞcam_ick@f10Ý!ti,omap3-no-wait-interface-clock”I�ýïÝsecurity_l3_ickÝfixed-factor-clock”G}ˆïyssi_l4_ickÝfixed-factor-clock”I}ˆï]sr_l4_ickÝfixed-factor-clock”I}ˆdpll2_fck@40Ýti,divider-clock”/ý[�@fï{dpll2_ck@4Ýti,omap3-dpll-clock”"{�$@4ø ï|dpll2_m2_ck@44Ýti,divider-clock”|[�Dfï}iva2_ck@0Ýti,wait-gate-clock”}�ýïßclock@a18 ti,clksel� Ýclock-mad2d-ickÝti,omap3-interface-clock êmad2d_ick”Gýïâclock-usbtll-ickÝti,omap3-interface-clock êusbtll_ick”\ýïÚssi_ssr_fck_3430es2Ýti,composite-clock”~ï€ssi_sst_fck_3430es2Ýfixed-factor-clock”€}ˆïsys_d2_ckÝfixed-factor-clock”"}ˆïJomap_96m_d2_fckÝfixed-factor-clock”Y}ˆïKomap_96m_d4_fckÝfixed-factor-clock”Y}ˆïLomap_96m_d8_fckÝfixed-factor-clock”Y}ˆïMomap_96m_d10_fckÝfixed-factor-clock”Y}ˆ ïNdpll5_m2_d4_ckÝfixed-factor-clock”�}ˆïOdpll5_m2_d8_ckÝfixed-factor-clock”�}ˆïPdpll5_m2_d16_ckÝfixed-factor-clock”�}ˆïQdpll5_m2_d20_ckÝfixed-factor-clock”�}ˆïRusim_fckÝti,composite-clock”‚ƒdpll5_ck@d04Ýti,omap3-dpll-clock”""�  $ L 4ø ï„dpll5_m2_ck@d50Ýti,divider-clock”„[� Pfï�sgx_gate_fck@b00Ýti,composite-gate-clock”/ý� ïŒcore_d3_ckÝfixed-factor-clock”/}ˆï…core_d4_ckÝfixed-factor-clock”/}ˆï†core_d6_ckÝfixed-factor-clock”/}ˆï‡omap_192m_alwon_fckÝfixed-factor-clock”&}ˆïˆcore_d2_ckÝfixed-factor-clock”/}ˆï‰sgx_mux_fck@b40Ýti,composite-mux-clock ”…†‡3ˆ‰Š‹� @ï�sgx_fckÝti,composite-clock”Œ�ïsgx_ick@b10Ýti,wait-gate-clock”G� ýïãcpefuse_fck@a08Ýti,gate-clock”"� ýï×ts_fck@a08Ýti,gate-clock”H� ýïØusbtll_fck@a08Ýti,wait-gate-clock”�� ýïÙdss_ick_3430es2@e10Ýti,omap3-dss-interface-clock”I�ýï¸usbhost_120m_fck@1400Ýti,gate-clock”��ýïäusbhost_48m_fck@1400Ýti,dss-gate-clock”9�ýïåusbhost_ick@1410Ýti,omap3-dss-interface-clock”I�ýïæclockdomainscore_l3_clkdmti,clockdomain”Ž�dpll3_clkdmti,clockdomain”dpll1_clkdmti,clockdomain”per_clkdmti,clockdomainl”�‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ªemu_clkdmti,clockdomain”*dpll4_clkdmti,clockdomain” wkup_clkdmti,clockdomain$”«¬­®¯°±²³dss_clkdmti,clockdomain”´µ¶·¸core_l4_clkdmti,clockdomain””¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜcam_clkdmti,clockdomain”ÝÞiva2_clkdmti,clockdomain”ßdpll2_clkdmti,clockdomain”|d2d_clkdmti,clockdomain ”àáâdpll5_clkdmti,clockdomain”„sgx_clkdmti,clockdomain”ãusbhost_clkdmti,clockdomain ”äåætarget-module@48320000ti,sysc-omap2ti,sysc�H2H2  revsysc!”_°›fckick+  H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc3"�H ïtarget-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`( revsyscsyss# & !/”[›ick+  H`dma-controller@0ti,omap3630-sdmati,omap-sdma�÷ 4? L`ïgpio@48310000ti,omap3-gpio�H1÷gpio1Yk{3"ïÿgpio@49050000ti,omap3-gpio�I÷gpio2k{3"ïígpio@49052000ti,omap3-gpio�I ÷gpio3k{3"gpio@49054000ti,omap3-gpio�I@÷ gpio4k{3"ïúgpio@49056000ti,omap3-gpio�I`÷!gpio5k{3"ïögpio@49058000ti,omap3-gpio�I€÷"gpio6k{3"serial@4806a000ti,omap3-uart�H  ‡HçR<12Atxrxuart1KÜlserial@4806c000ti,omap3-uart�HÀ‡IçJ<34Atxrxuart2KÜl›default©èserial@49020000ti,omap3-uart�I‡J<56Atxrxuart3KÜli2c@48070000 ti,omap3-i2c�H€÷8+i2c1›default©éK'¬@twl@48�H÷ ”ê›fck ti,twl40303"›default©ëìaudioti,twl4030-audiocodec ³írtcti,twl4030-rtc÷ bciti,twl4030-bci÷ ÆîÔï àvacñ0Ôý–watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1­-ÆÀÅ-ÆÀïôregulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3­*¹€Å*¹€ï regulator-vaux4ti,twl4030-vaux4­w@Åw@regulator-vdd1ti,twl4030-vdd1­ 'ÀÅ ïregulator-vdacti,twl4030-vdac­w@Åw@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1­:�Å0°ïûregulator-vmmc2ti,twl4030-vmmc2­:�Å0°regulator-vusb1v5ti,twl4030-vusb1v5ïðregulator-vusb1v8ti,twl4030-vusb1v8ïñregulator-vusb3v1ti,twl4030-vusb3v1ïîregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2­w@Åw@ïregulator-vsimti,twl4030-vsim­w@Å-ÆÀgpioti,twl4030-gpiok{3"twl4030-usbti,twl4030-usb÷ (ð6ñDîR[ïpwmti,twl4030-pwmfï*pwmledti,twl4030-pwmledfpwrbuttonti,twl4030-pwrbutton÷keypadti,twl4030-keypad÷q�madcti,twl4030-madc÷”ïïpower4ti,twl4030-power-idle-osc-offti,twl4030-power-idle¦i2c@48072000 ti,omap3-i2c�H €÷9+i2c2›default©òK€i2c@48060000 ti,omap3-i2c�H€÷=+i2c3›default©óK€tsc2004@48 ti,tsc2004�H¶ô›default©õ ‡öÁÔç'@P@mailbox@48094000ti,omap3-mailboxmailbox�H @÷kw‰mbox-dsp › ¦spi@48098000ti,omap2-mcspi�H €÷A+mcspi1±@<#$%&'()* Atx0rx0tx1rx1tx2rx2tx3rx3›default©÷spi@4809a000ti,omap2-mcspi�H  ÷B+mcspi2± <+,-.Atx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H €÷[+mcspi3± <Atx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H  ÷0+mcspi4±<FGAtx0rx01w@480b2000 ti,omap3-1w�H ÷:hdq1wmmc@4809c000ti,omap3-hsmmc�H À÷Smmc1¿<=>AtxrxÌø‡Sç›default©ù Ùú âúëû÷mmc@480b4000ti,omap3-hsmmc�H @÷Vmmc2</0Atxrxmmc@480ad000ti,omap3-hsmmc�H Ð÷^mmc3<MNAtxrx‡^ç6©üý›defaultëþ÷+wlcore@2 ti,wl1273� ÿ÷"Œº€mmu@480bd4006ti,omap2-iommu�H Ô€÷mmu_ispCïmmu@5d0000006ti,omap2-iommu�]€÷mmu_iva Sdisabledwdt@48314000 ti,omap3-wdt�H1@€ wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@ÿ mpu ÷;< Zcommontxrxj€mcbsp1< Atxrx”›fck Sdisabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H D revsyscsyss!/”›ick+  H rng@0 ti,omap2-rng� ÷4mcbsp@49022000ti,omap3-mcbsp�I ÿI€ÿ  mpusidetone÷>?Zcommontxrxsidetonejmcbsp2mcbsp2_sidetone<!"Atxrx”§›fckickSokay›default©ï#mcbsp@49024000ti,omap3-mcbsp�I@ÿI ÿ  mpusidetone÷YZZcommontxrxsidetonej€mcbsp3mcbsp3_sidetone<Atxrx”¨›fckick Sdisabledmcbsp@49026000ti,omap3-mcbsp�I`ÿ mpu ÷67 Zcommontxrxj€mcbsp4<Atxrx”›fcky Sdisabledmcbsp@48096000ti,omap3-mcbsp�H `ÿ mpu ÷QR Zcommontxrxj€mcbsp5<Atxrx”›fck Sdisabledsham@480c3000ti,omap3-shamsham�H 0d÷1<EArxtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1€H1€H1€ revsyscsyss' !/”²›fckick+  H1€Šžtimer@0ti,omap3430-timer�€”›fck÷%©¸ÈHtarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I  revsyscsyss' !/”¦›fckick+  I timer@0ti,omap3430-timer�÷&timer@49034000ti,omap3430-timer�I@÷'timer3timer@49036000ti,omap3430-timer�I`÷(timer4timer@49038000ti,omap3430-timer�I€÷)timer5ßtimer@4903a000ti,omap3430-timer�I ÷*timer6ßtimer@4903c000ti,omap3430-timer�IÀ÷+timer7ßtimer@4903e000ti,omap3430-timer�Ià÷,timer8ìßtimer@49040000ti,omap3430-timer�I÷-timer9ìtimer@48086000ti,omap3430-timer�H`÷.timer10ìtimer@48088000ti,omap3430-timer�H€÷/timer11ìtarget-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@ revsyscsyss' !/” ±›fckick+  H0@timer@0ti,omap3430-timer�÷_©ùusbhstll@48062000 ti,usbhs-tll�H ÷N usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ usb_host_hs+ ›default©   ehci-phyohci@48064400ti,ohci-omap3�HD÷Lehci@48064800 ti,ehci-omap�HH÷M, gpmc@6e000000ti,omap3430-gpmcgpmc�nÐ÷<Arxtx1=+3"k{0 0,ï nand@0,0ti,omap2-nand �  ÷Omicron,mt29f4g16abbda3w^mbch8 } †—¥,·,ÉØ"ë,þ( 6@+R<RM(_w+ethernet@gpmc›default©  ö÷ �ÿsmsc,lan9221smsc,lan9115‰”—¥*·$ÉØ ë ¦ *´þ$+<<6$ÂÜó_M*  ' A Q _ lusb_otg_hs@480ab000ti,omap3-musb�H °÷\]Zmcdma usb_otg_hs ‚ � • ›default© ž ­, µusb2-phyV ¿2dss@48050000 ti,omap3-dss�HSokay dss_core”·›fck+  Å Õ›default©dispc@48050400ti,omap3-dispc�H÷ dss_dispc”·›fckencoder@4804fc00 ti,omap3-dsi�HüHþ@Hÿ  protophypll÷ Sdisabled dss_dsi1”·¶ ›fcksys_clk+encoder@48050800ti,omap3-rfbi�H Sdisabled dss_rfbi”·¸›fckickencoder@48050c00ti,omap3-venc�H  Sdisabled dss_venc”´µ›fcktv_dac_clkportendpoint ç ÷ï(ssi-controller@48058000 ti,omap3-ssissiSokay�H€H� sysgdd÷GZgdd_mpu+  ”€ ›ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H H¨ txrx÷CDssi-port@4805b000ti,omap3-ssi-port�H°H¸ txrx÷EFserial@49042000ti,omap3-uart�I ÷P<QRAtxrxuart4KÜlregulator-abb-mpu ti,abb-v1 žabb_mpu_iva+�H0rðH0h base-addressint-address ”"  ,` <sO€7Èûïpinmux@480025a0 ti,omap3-padconfpinctrl-single�H% \+"3Hfÿ›default©pinmux_hsusb2_2_pins0ƒPRT V X Z ïisp@480bc000 ti,omap3-isp�H ÀüH Ø÷ H—ð OÝports+bandgap@48002524�H%$ti,omap36xx-bandgap [ïtarget-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_core�H °8 sysc !”›fck+  H °smartreflex@0ti,omap3-smartreflex-core�÷target-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_iva�H �8 sysc !”›fck+  H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva�÷target-module@50000000ti,sysc-omap4ti,sysc�PþPþ  revsysc & !”ã›fckick+  Popp-tableoperating-points-v2-ti-cpu—ïopp50-300000000 qᣠxssssss †ÿÿÿÿ —opp100-600000000 q#ÃF xO€O€O€O€O€O€ †ÿÿÿÿopp130-800000000 q/¯ x7È7È7È7È7È7È †ÿÿÿÿopp1g-1000000000 q;šÊ xûûûûûû †ÿÿÿÿopp_supplyti,omap-opp-supply £ûthermal-zonescpu-thermal ¾ú Ôè âN  ïtripscpu_alert ÿ8€ Ћpassiveïcpu_crit ÿ_� Ð ‹criticalcooling-mapsmap0  ÿÿÿÿÿÿÿÿmemory@80000000„memory�€wl12xx_vmmcregulator-fixedžvwl1271­w@Åw@ Áÿ *p ; N ïþhsusb2_phy›default©!usb-nop-xceiv Yÿ[ï oscillatorÝ fixed-clockKŒº€ïêgpio_keys gpio-keys›default©"sysboot2 egpio3 Üú k vsoundti,omap-twl4030 „omap3logic �#leds gpio-leds›default©$%led1 eled1 Üö –cpu0led2 eled2 Üÿ  –nonevideo_regregulator-fixed žfixed-supply­2Z Å2Z ïdisplaylogicpd,type28›default©& ¬' ¶öportendpoint ç(ïbacklightpwm-backlight›default©) Ã*LK@, È (2<FPZd Ú ¶ÿï'regulator-vddvarioregulator-fixed žvddvarioïregulator-vdd33aregulator-fixedžvdd33aï compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0ti,hs_extmute_gpiobci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsti,use_poweroffvio-supplytouchscreen-fuzz-xtouchscreen-fuzz-ytouchscreen-fuzz-pressuretouchscreen-size-xtouchscreen-size-ytouchscreen-max-pressureti,x-plate-ohmsti,esd-recovery-timeout-ms#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplywp-gpioscd-gpiosvmmc-supplybus-widthcap-power-off-cardnon-removableref-clock-frequency#iommu-cellsti,#tlb-entriesstatusinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthti,nand-ecc-optrb-gpiosgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda_video-supplyremote-endpointdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicestartup-delay-usenable-active-highvin-supplyreset-gpioslabellinux,codewakeup-sourceti,modelti,mcbsplinux,default-triggerbacklightenable-gpiospwmsbrightness-levelsdefault-brightness-level