Ð þí¥98œ|(½œD)Gateworks Ventana i.MX6 Dual/Quad GW5904%!gw,imx6q-gw5904gw,ventanafsl,imx6qchosen ,/soc/bus@2100000/serial@21e8000aliases"8/soc/bus@2100000/ethernet@2188000B/soc/bus@2000000/can@2090000G/soc/bus@2000000/can@2094000L/soc/bus@2000000/gpio@209c000R/soc/bus@2000000/gpio@20a0000X/soc/bus@2000000/gpio@20a4000^/soc/bus@2000000/gpio@20a8000d/soc/bus@2000000/gpio@20ac000j/soc/bus@2000000/gpio@20b0000p/soc/bus@2000000/gpio@20b4000v/soc/bus@2100000/i2c@21a0000{/soc/bus@2100000/i2c@21a4000€/soc/bus@2100000/i2c@21a8000…/soc/ipu@2400000Š/soc/bus@2100000/mmc@2190000�/soc/bus@2100000/mmc@2194000”/soc/bus@2100000/mmc@2198000™/soc/bus@2100000/mmc@219c0001ž/soc/bus@2000000/spba-bus@2000000/serial@2020000 ¦/soc/bus@2100000/serial@21e8000 ®/soc/bus@2100000/serial@21ec000 ¶/soc/bus@2100000/serial@21f0000 ¾/soc/bus@2100000/serial@21f4000.Æ/soc/bus@2000000/spba-bus@2000000/spi@2008000.Ë/soc/bus@2000000/spba-bus@2000000/spi@200c000.Ð/soc/bus@2000000/spba-bus@2000000/spi@2010000.Õ/soc/bus@2000000/spba-bus@2000000/spi@2014000Ú/soc/bus@2100000/usb@2184200ß/soc/bus@2100000/usb@2184000ä/soc/bus@2100000/usb@2184400é/soc/bus@2100000/usb@2184600 î/soc/bus@2000000/usbphy@20c9000 ö/soc/bus@2000000/usbphy@20ca000þ/soc/ipu@2800000./soc/bus@2000000/spba-bus@2000000/spi@2018000/leds/led-user1 /leds/led-user2/leds/led-user3clocksckil !fixed-clock$€ckih1 !fixed-clock$osc !fixed-clock$n6ldb!fsl,imx6q-ldbfsl,imx53-ldb48okay@?!"'()*‡ˆ8Fdi0_plldi1_plldi0_seldi1_seldi2_seldi3_seldi0di1lvds-channel@0R8okayVspwggport@0Rendpointv†Oport@1Rendpointv†Sport@2Rendpointv†Yport@3Rendpointv†]display-timingsŽhsd100pxn1$ßÒ@š¢ªÜ¶(ÃÏÜ<æ †lvds-channel@1R 8disabledport@0Rendpointv†Pport@1Rendpointv †Tport@2Rendpointv †Zport@3Rendpointv †^pmu!arm,cortex-a9-pmuð  ^usbphynop1!usb-nop-xceiv †/usbphynop2!usb-nop-xceiv †0soc !simple-busð dma-controller@110000&!fsl,imx6q-dma-apbhfsl,imx28-dma-apbhR 0    gpmi0gpmi1gpmi2gpmi3.9?j† nand-controller@112000!fsl,imx6q-gpmi-nandR @ Fgpmi-nandbch bch(?˜™—–•0Fgpmi_iogpmi_apbgpmi_bchgpmi_bch_apbper1_bchP Urx-tx 8disabledhdmi@120000R� s4?{| Fiahbisfr 8disabled!fsl,imx6q-hdmiportsport@0Rendpointv†Mport@1Rendpointv†Qport@2Rendpointv†Wport@3Rendpointv†[gpu@130000 !vivante,gcR@  ?zJFbuscoreshader_mgpu@134000 !vivante,gcR@@  ?y Fbuscore_mtimer@a00600!arm,cortex-a9-twd-timerR    ð?interrupt-controller@a01000!arm,cortex-a9-gic|�R  ð†cache-controller@a02000!arm,pl310-cacheR   \¢° ¼ Ì݆_pcie@1ffc000!fsl,imx6q-pcieRÿÀ@ð Fdbiconfigñpciýÿ0�ø‚ð xmsi|€$ { z y x?�νFpciepcie_buspcie_phy8okay2default@ Jbus@2000000!fsl,aips-bussimple-busRspba-bus@2000000!fsl,spba-bussimple-busRspdif@2004000!fsl,imx35-spdifR@@ 4 PUrxtxP?ôÅkv>œ:Fcorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba 8disabledspi@2008000 !fsl,imx6q-ecspifsl,imx51-ecspiR€@ ?ppFipgper PUrxtx 8disabledspi@200c000 !fsl,imx6q-ecspifsl,imx51-ecspiRÀ@  ?qqFipgper PUrxtx 8disabledspi@2010000 !fsl,imx6q-ecspifsl,imx51-ecspiR@ !?rrFipgper PUrxtx 8disabledspi@2014000 !fsl,imx6q-ecspifsl,imx51-ecspiR@@ "?ssFipgper P  Urxtx 8disabledserial@2020000!fsl,imx6q-uartfsl,imx21-uartR@ ? ¡Fipgper PUrxtx8okay2default@esai@2024000U!fsl,imx35-esaiR@@ 3(?ÐÑvМFcorememextalfsysspba PUrxtx 8disabledssi@2028000U!fsl,imx6q-ssifsl,imx51-ssiR€@ .?²� Fipgbaud P%&Urxtxf 8disabledssi@202c000U!fsl,imx6q-ssifsl,imx51-ssiRÀ@ /?³ž Fipgbaud P)*Urxtxf 8disabledssi@2030000U!fsl,imx6q-ssifsl,imx51-ssiR@ 0?´Ÿ Fipgbaud P-.Urxtxf 8disabledasrc@2034000!fsl,imx53-asrcR@@ 2˜?ÒÓkœ�Fmemipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`PUrxarxbrxctxatxbtxcu»€ƒ8okayspba-bus@203c000RÀ@spi@2018000 !fsl,imx6q-ecspifsl,imx51-ecspiR€@ #?ttFipgper P  Urxtx 8disabledvpu@2040000!fsl,imx6q-vpucnm,coda960RÀ  bitjpeg?¨ŒFperahb_’™aipstz@207c000RÀ@pwm@2080000ž!fsl,imx6q-pwmfsl,imx27-pwmR@ S?>‘Fipgper 8disabledpwm@2084000ž!fsl,imx6q-pwmfsl,imx27-pwmR@@ T?>’Fipgper 8disabled2default@pwm@2088000ž!fsl,imx6q-pwmfsl,imx27-pwmR€@ U?>“Fipgper 8disabled2default@pwm@208c000ž!fsl,imx6q-pwmfsl,imx27-pwmRÀ@ V?>”Fipgper8okay2default@†kcan@2090000!fsl,imx6q-flexcanR @ n?lmFipgper ©4 8disabledcan@2094000!fsl,imx6q-flexcanR @@ o?noFipgper ©4 8disabledtimer@2098000!fsl,imx6q-gptfsl,imx31-gptR €@ 7?wxíFipgperosc_pergpio@209c000!fsl,imx6q-gpiofsl,imx35-gpioR À@BC·Ç�|Óˆ�‹ŽŒ� Š Õ ÐÏÒÑt †gpio@20a0000!fsl,imx6q-gpiofsl,imx35-gpioR @DE·Ç�|@Ó¿7#,gpio@20a4000!fsl,imx6q-gpiofsl,imx35-gpioR @@FG·Ç�|0ÓE$-†ogpio@20a8000!fsl,imx6q-gpiofsl,imx35-gpioR €@HI·Ç�|0Ó•~ W†=gpio@20ac000!fsl,imx6q-gpiofsl,imx35-gpioR À@JK·Ç�|PÓU"5g –†;gpio@20b0000!fsl,imx6q-gpiofsl,imx35-gpioR @LM·Ç�|pÓ¤6µºª Vgpio@20b4000!fsl,imx6q-gpiofsl,imx35-gpioR @@NO·Ç�|0Ó¬  ½ ’keypad@20b8000!fsl,imx6q-kppfsl,imx21-kppR €@ R?> 8disabledwatchdog@20bc000!fsl,imx6q-wdtfsl,imx21-wdtR À@ P?>2default@ßwatchdog@20c0000!fsl,imx6q-wdtfsl,imx21-wdtR @ Q?> 8disabledclock-controller@20c4000!fsl,imx6q-ccmR @@WXô!"¬¬†anatop@20c8000#!fsl,imx6q-anatopsysconsimple-mfdR €$16†regulator-1p1!fsl,anatop-regulatorvdd1p1*B@BO€Zn€•ª½ 5Ðûãregulator-3p0!fsl,anatop-regulatorvdd3p0**¹€B0°Zn €•ª½( èÐ3á@ãregulator-2p5!fsl,anatop-regulatorvdd2p5*"UB)ö0Zn0€•ª½ Ð+Þxãregulator-vddcore!fsl,anatop-regulatorvddarm* B Zn@€•õp $ª½ Ð †`regulator-vddpu!fsl,anatop-regulatorvddpu* B ;|n@€ •õp $ª½ Ð †#regulator-vddsoc!fsl,anatop-regulatorvddsoc* B Zn@€•õp $ª½ Ð †atempmon!fsl,imx6q-tempmonð  1Wc !ocalibtemp_grade?¬€usbphy@20c9000"!fsl,imx6q-usbphyfsl,imx23-usbphyR � ,?¶–†)usbphy@20ca000"!fsl,imx6q-usbphyfsl,imx23-usbphyR   -?·–†-snvs@20cc000#!fsl,sec-v4.0-monsysconsimple-mfdR À@†"snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lp¡"y4snvs-poweroff!syscon-poweroff¡"y8¨`` 8disabledsnvs-powerkey!fsl,sec-v4.0-pwrkey¡" ®t¼ 8disabledsnvs-lpgpr!fsl,imx6q-snvs-lpgprepit@20d0000R @ 8epit@20d4000R @@ 9reset-controller@20d8000!fsl,imx6q-srcfsl,imx51-srcR €@[`ʆgpc@20dc000!fsl,imx6q-gpcR À@�| Yð?>Fipg† pgcpower-domain@0R×power-domain@1R×ë#0?zJy�¨†iomuxc-gpr@20e0000'!fsl,imx6q-iomuxc-gprsysconsimple-mfdR8†mux-controller !mmio-muxø8  À (( †$ipu1_csi0_mux !video-mux$port@0Rendpointv%†?port@1Rendpointport@2Rendpointv&†Kipu2_csi1_mux !video-mux$port@0Rendpointv'†Bport@1Rendpointport@2Rendpointv(†Vpinctrl@20e0000!fsl,imx6q-iomuxcR@†enetgrp˜&„˜D°0p„H°0xŒL°0|�P°0€”T°0l€X°0Xl°0\p°0`t°0dx°0h|°0tˆ°0Ôè°°Ðä@°°ô°°H<@°¨ð@°°†1gpioledsgrpH&øÈ°°ṵ̈°ì°°†mi2c1grpH&¤¸˜@¸±ÄØœ@¸±8°°†7i2c2grp0&à @¸±ä¤@¸±†9i2c3grp0&,ü¨@¸±0¬@¸±†>imugrp&dx°°†<maggrp&Ìà°°†:pciegrp& ð°°†pmicgrp&D°°ppsgrp&àô°±†npwm2grp&L4°±†pwm3grp&<$°±†pwm4grp&H0°±†uart1grp0&€P°±„T °±†uart2grp0&8 °±, (°±†Guart3grp`&¬À°±´È°±¸Ì 0°±Ðä ,°±†Huart4grp`&ˆX°±Œ\ 8°±˜h 4°±œl°±†Iuart5grp0&а±Ô @°±†JusbotggrpH&$ôÿ pY¨¼°°è°°†,usdhc3grp&¸ pY¼¤YиYÀ¨pYĬpYȰpYÌ´pY´œpY°˜pY¬”pY¨�pY†3usdhc3grp100mhz&¸ p¹¼¤¹Ð¸¹À¨p¹Ä¬p¹È°p¹Ì´p¹´œp¹°˜p¹¬”p¹¨�p¹†4usdhc3grp200mhz&¸ pù¼¤ùиùÀ¨pùĬpùȰpùÌ´pù´œpù°˜pù¬”pù¨�pù†5wdoggrp&�¤°°†dcic@20e4000R@@ |dcic@20e8000R€@ }dma-controller@20ec000!fsl,imx6q-sdmafsl,imx35-sdmaRÀ@ ?>›Fipgahb./imx/sdma/sdma-imx6q.bin†bus@2100000!fsl,aips-bussimple-busRcrypto@2100000 !fsl,sec-v4.0R  ?ñòóÄFmemaclkipgemi_slowjr@1000!fsl,sec-v4.0-job-ringR ijr@2000!fsl,sec-v4.0-job-ringR  jaipstz@217c000RÀ@usb@2184000!fsl,imx6q-usbfsl,imx27-usbR@ +?¢H)S*_p„8okay˜+2default@,¤usb@2184200!fsl,imx6q-usbfsl,imx27-usbRB (?¢H-S*¹host_p„8okay˜.usb@2184400!fsl,imx6q-usbfsl,imx27-usbRD )?¢H/ÁhsicS*¹host_p„ 8disabledusb@2184600!fsl,imx6q-usbfsl,imx27-usbRF *?¢H0ÁhsicS*¹host_p„ 8disabledusbmisc@2184800Ê!fsl,imx6q-usbmiscRH?¢†*ethernet@2188000!fsl,imx6q-fecR€@ int0ppsvw ?uu¾¾Fipgahbptpenet_out ©48okay2default@1 ×rgmii-id†2fixed-linkàèæmdioswitch@0!marvell,mv88e6085Rportsport@0Ròlan4port@1Ròlan3port@2Ròlan2port@3Ròlan1port@5Ròcpuø2mlb@218c000RÀ@$5u~mmc@2190000!fsl,imx6q-usdhcR@ ?£££ Fipgahbper 8disabledmmc@2194000!fsl,imx6q-usdhcR@@ ?¤¤¤ Fipgahbper 8disabledmmc@2198000!fsl,imx6q-usdhcR€@ ?¥¥¥ Fipgahbper8okay"2defaultstate_100mhzstate_200mhz@3 45-69mmc@219c000!fsl,imx6q-usdhcRÀ@ ?¦¦¦ Fipgahbper 8disabledi2c@21a0000!fsl,imx6q-i2cfsl,imx21-i2cR@ $?}8okay$† 2default@7gsc@20!gw,gscR ð�|†8adc !gw,gsc-adcchannel@0ORòtempchannel@2ORòvdd_vinchannel@5ORòvdd_3p3channel@8ORòvdd_batchannel@bOR òvdd_5p0channel@eORòvdd_armchannel@11ORòvdd_socchannel@14ORòvdd_3p0channel@17ORòvdd_1p5channel@1dORòvdd_1p8channel@20OR òvdd_an1channel@23OR#òvdd_2p5gpio@23 !nxp,pca9555R#·Çð8†leeprom@50 !atmel,24c02RPWeeprom@51 !atmel,24c02RQWeeprom@52 !atmel,24c02RRWeeprom@53 !atmel,24c02RSWrtc@68!dallas,ds1672Rhi2c@21a4000!fsl,imx6q-i2cfsl,imx21-i2cR@@ %?~8okay$† 2default@9magn@1c!st,lsm9ds1-magnR2default@:ð;pmic@3c !lltc,ltc3676R<ðregulatorssw1vddsoc* J`Bõ``ð @xX�Zsw2vdd1p8*Ä^B” `—È @xX�Zsw3vddarm* J`Bõ``ð @xX�Zsw4vddddr* ?ÖB² `_H @xX�Zldo2vdd2p5*&B&`nX @�Zldo4vdd3p0*.!’B.!’` ¬� @�Zcrypto@60!atmel,atecc508aR`imu@6a!st,lsm9ds1-imuRjŸ2default@<ð=i2c@21a8000!fsl,imx6q-i2cfsl,imx21-i2cR€@ &?8okay$† 2default@>touchscreen@4!eeti,egalax_tsRð  ¯ romcp@21ac000RÀ@memory-controller@21b0000!fsl,imx6q-mmdcR@?memory-controller@21b4000!fsl,imx6q-mmdcR@@ 8disabledweim@21b8000!fsl,imx6q-weimR€@ ?ļ 8disabledefuse@21bc000!fsl,imx6q-ocotpsysconRÀ@?€speed-grade@10R†bcalib@38R8† temp-grade@20R †!tzasc@21d0000R@ ltzasc@21d4000R@@ maudmux@21d8000"!fsl,imx6q-audmuxfsl,imx31-audmuxR€@ 8disabledmipi@21dc000!fsl,imx6-mipi-csi2RÀ@de?Šîa Fdphyrefpix 8disabledport@1Rendpointv?†%port@2Rendpointv@†Lport@3RendpointvA†Uport@4RendpointvB†'mipi@21e0000R@ 8disabledportsport@0RendpointvC†Nport@1RendpointvD†Rport@2RendpointvE†Xport@3RendpointvF†\vdoa@21e4000!fsl,imx6q-vdoaR@@ ?Êserial@21e8000!fsl,imx6q-uartfsl,imx21-uartR€@ ? ¡Fipgper PUrxtx8okay2default@Gserial@21ec000!fsl,imx6q-uartfsl,imx21-uartRÀ@ ? ¡Fipgper PUrxtx8okay2default@HÌserial@21f0000!fsl,imx6q-uartfsl,imx21-uartR@ ? ¡Fipgper P Urxtx8okay2default@IÌserial@21f4000!fsl,imx6q-uartfsl,imx21-uartR@@ ? ¡Fipgper P!"Urxtx8okay2default@Jipu@2400000!fsl,imx6q-ipuR@@?‚ƒ„ Fbusdi0di1’port@0R†cendpointvK†&port@1R†dendpointvL†@port@2R†gendpoint@0Rendpoint@1RvM†endpoint@2RvN†Cendpoint@3RvO†endpoint@4RvP†port@3R†hendpoint@0Rendpoint@1RvQ†endpoint@2RvR†Dendpoint@3RvS†endpoint@4RvT† sram@900000 !mmio-sramR� �?ކsata@2200000!fsl,imx6q-ahciR @ '?š»iFsatasata_refahb8okaygpu@2204000 !vivante,gcR @@  ?�y Fbuscore_mipu@2800000!fsl,imx6q-ipuR€@?…†‰ Fbusdi0di1’port@0R†eendpointvU†Aport@1R†fendpointvV†(port@2R†iendpoint@0Rendpoint@1RvW†endpoint@2RvX†Eendpoint@3RvY†endpoint@4RvZ† port@3R†jendpoint@1Rv[†endpoint@2Rv\†Fendpoint@3Rv]†endpoint@4Rv^† cpuscpu@0!arm,cortex-a9ñcpuRÜ_(íO€tx2 Ð Ð ÀíØ àà˜(þO€tx2 Ð Ð ÀíØ àíØîlm(?hª)Farmpll2_pfd2_396msteppll1_swpll1_sys%`0#:acb ospeed_gradecpu@1!arm,cortex-a9ñcpuRÜ_(íO€tx2 Ð Ð ÀíØ àà˜(þO€tx2 Ð Ð ÀíØ àíØîlm(?hª)Farmpll2_pfd2_396msteppll1_swpll1_sys%`0#:acpu@2!arm,cortex-a9ñcpuRÜ_(íO€tx2 Ð Ð ÀíØ àà˜(þO€tx2 Ð Ð ÀíØ àíØîlm(?hª)Farmpll2_pfd2_396msteppll1_swpll1_sys%`0#:acpu@3!arm,cortex-a9ñcpuRÜ_(íO€tx2 Ð Ð ÀíØ àà˜(þO€tx2 Ð Ð ÀíØ àíØîlm(?hª)Farmpll2_pfd2_396msteppll1_swpll1_sys%`0#:acapture-subsystem!fsl,imx-capture-subsystemEcdefdisplay-subsystem!fsl,imx-display-subsystemEghijbacklight!pwm-backlight KkLK@ P @€ÿbgpio-keys !gpio-keysuser-pbòuser_pb ¶l{user-pb1x òuser_pb1x{ð8key-erased òkey-erased{ð8eeprom-wp òeeprom_wp{ð8tamperòtamper{ð8switch-hold òswitch_hold{ð8leds !gpio-leds2default@mled-user1òuser1 ¶=†on ”heartbeatled-user2òuser2 ¶=†offled-user3òuser3 ¶=†offmemory@10000000ñmemoryR@pps !pps-gpio2default@n ¶regulator-1p0v!regulator-fixed1P0V*B@BB@Zregulator-3p3v!regulator-fixed3P3V*2Z B2Z Z†6regulator-usb-h1-vbus!regulator-fixed usb_h1_vbus*LK@BLK@Z†.regulator-usb-otg-vbus!regulator-fixed usb_otg_vbus*LK@BLK@ Poª†+ #address-cells#size-cellsmodelcompatiblestdout-pathethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usb0usb1usb2usb3usbphy0usbphy1ipu1spi4led0led1led2#clock-cellsclock-frequencygprstatusclocksclock-namesregfsl,data-mappingfsl,data-widthremote-endpointphandlenative-modehactivevactivehback-porchhfront-porchvback-porchvfront-porchhsync-lenvsync-leninterrupt-parentinterrupts#phy-cellsrangesinterrupt-names#dma-cellsdma-channelsreg-namesdmasdma-namespower-domains#cooling-cells#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridedevice_typebus-rangenum-lanesinterrupt-map-maskinterrupt-mappinctrl-namespinctrl-0reset-gpio#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsfsl,stop-modegpio-controller#gpio-cellsgpio-rangesfsl,ext-reset-outputassigned-clocksassigned-clock-parentsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,tempmonnvmem-cellsnvmem-cell-names#thermal-sensor-cellsfsl,anatopregmapvaluelinux,keycodewakeup-source#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsfsl,pinsfsl,sdma-ram-script-namefsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentdr_modephy_type#index-cellsphy-modespeedfull-duplexlabelethernetbus-widthpinctrl-1pinctrl-2non-removablevmmc-supplykeep-power-in-suspendgw,modepagesizelltc,fb-voltage-dividerregulator-ramp-delayregulator-boot-onst,drdy-int-pinwakeup-gpiosfsl,weim-cs-gpruart-has-rtsctsnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyarm-supplypu-supplysoc-supplyportspwmsbrightness-levelsdefault-brightness-levellinux,codedefault-statelinux,default-triggerenable-active-high