Ð þí�=8“€( ½“HSKOV IMX6 CPU SoloCore%!skov,imx6dl-skov-revc-lt2fsl,imx6dlchosen ,/soc/bus@2100000/serial@21e8000aliases"8/soc/bus@2100000/ethernet@2188000B/soc/bus@2000000/can@2090000G/soc/bus@2000000/can@2094000L/soc/bus@2000000/gpio@209c000R/soc/bus@2000000/gpio@20a0000X/soc/bus@2000000/gpio@20a4000^/soc/bus@2000000/gpio@20a8000d/soc/bus@2000000/gpio@20ac000j/soc/bus@2000000/gpio@20b0000p/soc/bus@2000000/gpio@20b4000v/soc/bus@2100000/i2c@21a0000{/soc/bus@2100000/i2c@21a4000€/soc/bus@2100000/i2c@21a8000…/soc/ipu@2400000Š/soc/bus@2100000/mmc@2190000�/soc/bus@2100000/mmc@2194000”/soc/bus@2100000/mmc@2198000™/soc/bus@2100000/mmc@219c0001ž/soc/bus@2000000/spba-bus@2000000/serial@2020000 ¦/soc/bus@2100000/serial@21e8000 ®/soc/bus@2100000/serial@21ec000 ¶/soc/bus@2100000/serial@21f0000 ¾/soc/bus@2100000/serial@21f4000.Æ/soc/bus@2000000/spba-bus@2000000/spi@2008000.Ë/soc/bus@2000000/spba-bus@2000000/spi@200c000.Ð/soc/bus@2000000/spba-bus@2000000/spi@2010000.Õ/soc/bus@2000000/spba-bus@2000000/spi@2014000Ú/soc/bus@2100000/usb@2184200ß/soc/bus@2100000/usb@2184000ä/soc/bus@2100000/usb@2184400é/soc/bus@2100000/usb@2184600 î/soc/bus@2000000/usbphy@20c9000 ö/soc/bus@2000000/usbphy@20ca000þ/soc/bus@2100000/i2c@21f8000/mdio/soc/nand-controller@112000$/soc/bus@2100000/i2c@21a8000/rtc@51/soc/bus@2000000/snvs@20cc000clocksckil !fixed-clock*€ckih1 !fixed-clock*osc !fixed-clock*n6ldb!fsl,imx6q-ldbfsl,imx53-ldb: >disabled0E!"'(‡ˆ(Ldi0_plldi1_plldi0_seldi1_seldi0di1lvds-channel@0X >disabledport@0Xendpoint\lLport@1Xendpoint\lPlvds-channel@1X >disabledport@0Xendpoint\lMport@1Xendpoint\lQpmu!arm,cortex-a9-pmut …^usbphynop1!usb-nop-xceiv� >disabledl3usbphynop2!usb-nop-xceiv� >disabledl4soc !simple-bust›dma-controller@110000&!fsl,imx6q-dma-apbhfsl,imx28-dma-apbhX 0…    ¢gpmi0gpmi1gpmi2gpmi3²½Ejlnand-controller@112000!fsl,imx6q-gpmi-nandX @ Êgpmi-nandbch …¢bch(E˜™—–•0Lgpmi_iogpmi_apbgpmi_bchgpmi_bch_apbper1_bchÔÙrx-tx>okayãdefaultñ ûhdmi@120000X� …s:E{| Liahbisfr >disabled!fsl,imx6dl-hdmiportsport@0Xendpoint\ lJport@1Xendpoint\ lNgpu@130000 !vivante,gcX@ … EzJLbuscoreshader gpu@134000 !vivante,gcX@@ … Ey Lbuscore timer@a00600!arm,cortex-a9-twd-timerX   … t Einterrupt-controller@a01000!arm,cortex-a9-gic*;X  t l cache-controller@a02000!arm,pl310-cacheX   …\P^ j z‹lRpcie@1ffc000!fsl,imx6q-pcieXÿÀ@ð ÊdbiconfigŸpci«ÿ0›�ø‚ðµ …x¢msi*¿€Ò{zyxE�νLpciepcie_buspcie_phy >disabledbus@2000000!fsl,aips-bussimple-busX›spba-bus@2000000!fsl,spba-bussimple-busX›spdif@2004000!fsl,imx35-spdifX@@ …4 ÔÙrxtxPEôÅkv>œ:Lcorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba >disabledspi@2008000 !fsl,imx6q-ecspifsl,imx51-ecspiX€@ …EppLipgper ÔÙrxtx>okayãdefaultñ àflash@0!jedec,spi-noré7ù€Xspi@200c000 !fsl,imx6q-ecspifsl,imx51-ecspiXÀ@ … EqqLipgper ÔÙrxtx>okayãdefaultñ àadc@0!microchip,mcp3002XûéB@lZspi@2010000 !fsl,imx6q-ecspifsl,imx51-ecspiX@ …!ErrLipgper ÔÙrxtx >disabledspi@2014000 !fsl,imx6q-ecspifsl,imx51-ecspiX@@ …"EssLipgper Ô  Ùrxtx>okayãdefaultñ àadc@0!ti,tsc2046e-adcXñãdefaultéB@ lechannel@1X-¼>channel@3X-¼>channel@4X-¼>channel@5X-¼>serial@2020000!fsl,imx6q-uartfsl,imx21-uartX@ …E ¡Lipgper ÔÙrxtx >disabledesai@2024000Q!fsl,imx35-esaiX@@ …3(EÐÑvМLcorememextalfsysspba ÔÙrxtx >disabledssi@2028000Q!fsl,imx6q-ssifsl,imx51-ssiX€@ ….E²� Lipgbaud Ô%&Ùrxtxb >disabledssi@202c000Q!fsl,imx6q-ssifsl,imx51-ssiXÀ@ …/E³ž Lipgbaud Ô)*Ùrxtxb >disabledssi@2030000Q!fsl,imx6q-ssifsl,imx51-ssiX@ …0E´Ÿ Lipgbaud Ô-.Ùrxtxb >disabledasrc@2034000!fsl,imx53-asrcX@@ …2˜EÒÓkœ�Lmemipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`ÔÙrxarxbrxctxatxbtxcq»€>okayspba-bus@203c000XÀ@vpu@2040000!fsl,imx6dl-vpucnm,coda960XÀ…  ¢bitjpegE¨ŒLperahb Ž•aipstz@207c000XÀ@pwm@2080000š!fsl,imx6q-pwmfsl,imx27-pwmX@ …SE>‘Lipgper >disabledpwm@2084000š!fsl,imx6q-pwmfsl,imx27-pwmX@@ …TE>’Lipgper>okayãdefaultñlhpwm@2088000š!fsl,imx6q-pwmfsl,imx27-pwmX€@ …UE>“Lipgper>okayãdefaultñlbpwm@208c000š!fsl,imx6q-pwmfsl,imx27-pwmXÀ@ …VE>”Lipgper >disabledcan@2090000!fsl,imx6q-flexcanX @ …nElmLipgper ¥4>okayãdefaultñ³can@2094000!fsl,imx6q-flexcanX @@ …oEnoLipgper ¥4>okayãdefaultñ³timer@2098000!fsl,imx6dl-gptX €@ …7EwxíLipgperosc_pergpio@209c000!fsl,imx6q-gpiofsl,imx35-gpioX À@…BCÂÒ;*@Þƒ‰ ½  ÁÀ¿¹¸»·¼{y~€‚�zl[gpio@20a0000!fsl,imx6q-gpiofsl,imx35-gpioX @…DEÂÒ;*ÐÞ¡ÐJIHGFEDOvuqlgpio@20a4000!fsl,imx6q-gpiofsl,imx35-gpioX @@…FGÂÒ;*@Þai cQlgpio@20a8000!fsl,imx6q-gpiofsl,imx35-gpioX €@…HIÂÒ;*ðÞˆ‘–’ — “ ˜ ” ™•š'8=.lagpio@20ac000!fsl,imx6q-gpiofsl,imx35-gpioX À@…JKÂÒ;*°ÞxML/ 9%$#&gpio@20b0000!fsl,imx6q-gpiofsl,imx35-gpioX @…LMÂÒ;* ÞKœ› ª © �žÌ˶±¯«µ¬°Nlggpio@20b4000!fsl,imx6q-gpiofsl,imx35-gpioX @@…NOÂÒ;*�ÞÊÉÄÃÅÍ Ï Î …l8keypad@20b8000!fsl,imx6q-kppfsl,imx21-kppX €@ …RE> >disabledwatchdog@20bc000!fsl,imx6q-wdtfsl,imx21-wdtX À@ …PE>watchdog@20c0000!fsl,imx6q-wdtfsl,imx21-wdtX @ …QE> >disabledclock-controller@20c4000!fsl,imx6q-ccmX @@…WXlanatop@20c8000#!fsl,imx6q-anatopsysconsimple-mfdX €$…16lregulator-1p1!fsl,anatop-regulatorêvdd1p1ùB@O€)=OdyŒ 5Ÿû²regulator-3p0!fsl,anatop-regulatorêvdd3p0ù*¹€0°)= OdyŒ( èŸ3á@²regulator-2p5!fsl,anatop-regulatorêvdd2p5ù"U)ö0)=0OdyŒ Ÿ+Þx²regulator-vddcore!fsl,anatop-regulatorêvddarmù  )=@OdÄpÜóyŒ Ÿ lSregulator-vddpu!fsl,anatop-regulatorêvddpuù   |=@O dÄpÜóyŒ Ÿ l#regulator-vddsoc!fsl,anatop-regulatorêvddsocù  )=@OdÄpÜóyŒ Ÿ lTtempmon!fsl,imx6q-tempmont …1&2 !>calibtemp_gradeE¬Ousbphy@20c9000"!fsl,imx6q-usbphyfsl,imx23-usbphyX � …,E¶el/usbphy@20ca000"!fsl,imx6q-usbphyfsl,imx23-usbphyX   …-E·el2snvs@20cc000#!fsl,sec-v4.0-monsysconsimple-mfdX À@l"snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lpp"H4…snvs-poweroff!syscon-poweroffp"H8w`Í` >disabledsnvs-powerkey!fsl,sec-v4.0-pwrkeyp" …}t‹ >disabledsnvs-lpgpr!fsl,imx6q-snvs-lpgprepit@20d0000X @ …8epit@20d4000X @@ …9reset-controller@20d8000!fsl,imx6q-srcfsl,imx51-srcX €@…[`™lgpc@20dc000!fsl,imx6q-gpcX À@;* …Yt E>Lipglpgcpower-domain@0X¦power-domain@1X¦º#0EzJy�¨l iomuxc-gpr@20e0000'!fsl,imx6q-iomuxc-gprsysconsimple-mfdX8lmux-controller !mmio-muxÇ8Ú448 À (( l$ipu1_csi0_mux !video-muxè$port@0Xendpoint\%l<port@1Xendpoint\&l>port@2Xendpoint\'l@port@3Xendpoint\(lBport@4Xendpointport@5Xendpoint\)lGipu1_csi1_mux !video-muxè$port@0Xendpoint\*l=port@1Xendpoint\+l?port@2Xendpoint\,lAport@3Xendpoint\-lCport@4Xendpointport@5Xendpoint\.lHpinctrl@20e0000!fsl,imx6dl-iomuxcX@lcan1grp0õ80< Ȱlcan1stbygrpõ€P0l_can2grp0õT<0hP̰lcan2stbygrpõ`H0l`ecspi1grp`õHܱLà±Dرd4Xlecspi2grp`õبø±@ü±< ô±Ü¬XlenetgrpØõä´(õÐõøÈÀüÌÀÔõØõä °°0XôÄ08l6gpminandgrphõpX°±lT°±¤Œ°t\°±x`°±<$°±8 °±„l°±ˆp°±Œt°±�x°±”|°±˜€°±œ„°± ˆ°±l i2c3grp0õ(øx@x4|@xl;mdiogrp0õ켱踱l\pwm2grpõàXlpwm3grpõèÐXlswitchgrpõ|L°l]uart2grp0õl<°±p@ °±lFusdhc3grpÀõøpY ô 4YüpYpYpY pY$ °@(°@l7vccmmcgrpõ4XlcvccmmciogrpõìXldecspi4grp`õtD±\,±X(±T$@XltouchgrpõP @lbacklightgrpõиXlfipu1grp õœ° ´¤¸¨¼°Ä´Èàôôø ü  ¸Ì¼ÐÀÔÄØÈÜÌàÐäÔèØìÜðäøèüìðljdcic@20e4000X@@ …|dcic@20e8000X€@ …}dma-controller@20ec000!fsl,imx6q-sdmafsl,imx35-sdmaXÀ@ …E>›Lipgahb²þimx/sdma/sdma-imx6q.binlpxp@20f0000X@ …bepdc@20f4000X@@ …abus@2100000!fsl,aips-bussimple-busX›crypto@2100000 !fsl,sec-v4.0X › EñòóÄLmemaclkipgemi_slowjr@1000!fsl,sec-v4.0-job-ringX …ijr@2000!fsl,sec-v4.0-job-ringX  …jaipstz@217c000XÀ@usb@2184000!fsl,imx6q-usbfsl,imx27-usbX@ …+E¢/"0.?S>okayg1susb@2184200!fsl,imx6q-usbfsl,imx27-usbXB …(E¢2"0ˆhost.?S>okayg1susb@2184400!fsl,imx6q-usbfsl,imx27-usbXD …)E¢3�hsic"0ˆhost.?S >disabledusb@2184600!fsl,imx6q-usbfsl,imx27-usbXF …*E¢4�hsic"0ˆhost.?S >disabledusbmisc@2184800™!fsl,imx6q-usbmiscXHE¢l0ethernet@2188000!fsl,imx6q-fecX€@ ¢int0pps…vwEuu5 Lipgahbptp ¥4>okayãdefaultñ6¦rmii¯l^fixed-linkºdÀmlb@218c000XÀ@$…5u~mmc@2190000!fsl,imx6q-usdhcX@ …E£££ LipgahbperÌ >disabledmmc@2194000!fsl,imx6q-usdhcX@@ …E¤¤¤ LipgahbperÌ >disabledmmc@2198000!fsl,imx6q-usdhcX€@ …E¥¥¥ LipgahbperÌ>okayãdefaultñ7 Ö8 ß8èûíúð€ (5BO\9h:mmc@219c000!fsl,imx6q-usdhcXÀ@ …E¦¦¦ LipgahbperÌ >disabledi2c@21a0000!fsl,imx6q-i2cfsl,imx21-i2cX@ …$E} >disabledi2c@21a4000!fsl,imx6q-i2cfsl,imx21-i2cX@@ …%E~ >disabledi2c@21a8000!fsl,imx6q-i2cfsl,imx21-i2cX€@ …&E>okayãdefaultñ;*€rtc@51 !nxp,pcf85063XQu0Ôromcp@21ac000XÀ@memory-controller@21b0000!fsl,imx6q-mmdcX@Ememory-controller@21b4000!fsl,imx6q-mmdcX@@ >disabledweim@21b8000!fsl,imx6q-weimX€@ …EÄ� >disabledefuse@21bc000!fsl,imx6q-ocotpsysconXÀ@E€speed-grade@10XlUcalib@38X8l temp-grade@20X l!tzasc@21d0000X@ …ltzasc@21d4000X@@ …maudmux@21d8000"!fsl,imx6q-audmuxfsl,imx31-audmuxX€@ >disabledmipi@21dc000!fsl,imx6-mipi-csi2XÀ@…deEŠîa Ldphyrefpix >disabledport@1Xendpoint@0X\<l%endpoint@1X\=l*port@2Xendpoint@0X\>l&endpoint@1X\?l+port@3Xendpoint@0X\@l'endpoint@1X\Al,port@4Xendpoint@0X\Bl(endpoint@1X\Cl-mipi@21e0000X@ >disabledportsport@0Xendpoint\DlKport@1Xendpoint\ElOvdoa@21e4000!fsl,imx6q-vdoaX@@ …EÊserial@21e8000!fsl,imx6q-uartfsl,imx21-uartX€@ …E ¡Lipgper ÔÙrxtx>okayãdefaultñFserial@21ec000!fsl,imx6q-uartfsl,imx21-uartXÀ@ …E ¡Lipgper ÔÙrxtx >disabledserial@21f0000!fsl,imx6q-uartfsl,imx21-uartX@ …E ¡Lipgper Ô Ùrxtx >disabledserial@21f4000!fsl,imx6q-uartfsl,imx21-uartX@@ …E ¡Lipgper Ô!"Ùrxtx >disabledi2c@21f8000!fsl,imx6q-i2cfsl,imx21-i2cX€@ …#Et >disabledipu@2400000!fsl,imx6q-ipuX@@…E‚ƒ„ Lbusdi0di1Žport@0XlVendpoint\Gl)port@1XlWendpoint\Hl.port@2XlXendpoint@0X\Ilkendpoint@1X\Jl endpoint@2X\KlDendpoint@3X\Llendpoint@4X\Mlport@3XlYendpoint@0Xendpoint@1X\Nl endpoint@2X\OlEendpoint@3X\Plendpoint@4X\Qlsram@900000 !mmio-sramX� ›�EŽlcpuscpu@0!arm,cortex-a9ŸcpuX�R®2 Ð ÀíØ àŒ0¿2 íØ ÀíØ àíØØîl(Ehª)Larmpll2_pfd2_396msteppll1_swpll1_sysæSñ#ûT2U >speed_gradecpu@1!arm,cortex-a9ŸcpuX�R®2 Ð ÀíØ àŒ0¿2 íØ ÀíØ àíØØîl(Ehª)Larmpll2_pfd2_396msteppll1_swpll1_sysæSñ#ûTcapture-subsystem!fsl,imx-capture-subsystemVWdisplay-subsystem!fsl,imx-display-subsystemXYiio-hwmon !iio-hwmon ZZleds !gpio-ledsled-0D1 ã[status'on 5heartbeatled-1D2 ã['offled-2D3 ã['onmdio!microchip,mdio-smi0ãdefaultñ\ã[[switch@0!microchip,ksz8873ãdefaultñ]tK U[Xportsports@0X ¦internallan1ports@1X ¦internallan2ports@2Xcpua^¦rmiifixed-linkºdÀphy-clock !fixed-clock*úð€l5regulator-3v3!regulator-fixedj1ê3v3ù2Z 2Z lregulator-5v0!regulator-fixedê5v0ùLK@LK@l1regulator-24v0!regulator-fixedê24v0ùn6n6liregulator-can1-stby!regulator-fixedãdefaultñ_ êcan1-3v3ù2Z 2Z  ulregulator-can2-stby!regulator-fixedãdefaultñ` êcan2-3v3ù2Z 2Z  ua lregulator-tft-vcom!pwm-regulatorzbN  êtft_vcomù6î€6î€)6î€regulator-vcc-mmc!regulator-fixedãdefaultñcjêmmc_vcc_supplyù2Z 2Z )� u8Ÿ²dl9regulator-vcc-mmc-io!regulator-gpioãdefaultñdj1êmmc_io_supplyÃvoltageùw@2Z  ã8 ŸÒw@2Z ²dl:touchscreen!resistive-adc-touch  eeee Ùyz1z2xêýè   2, K backlight!pwm-backlightãdefaultñf dgzhN  qÿ ƒ šºilmdisplay!fsl,imx-parallel-displayãdefaultñjport@0Xendpoint\klIport@1Xendpoint\llnpanel!logictechno,lttd800480070-l2rt ³mºportendpoint\nll #address-cells#size-cellsmodelcompatiblestdout-pathethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usb0usb1usb2usb3usbphy0usbphy1i2c3mdio-gpio0nandrtc0rtc1#clock-cellsclock-frequencygprstatusclocksclock-namesregremote-endpointphandleinterrupt-parentinterrupts#phy-cellsrangesinterrupt-names#dma-cellsdma-channelsreg-namesdmasdma-namespinctrl-namespinctrl-0nand-on-flash-bbtpower-domains#cooling-cells#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridedevice_typebus-rangenum-lanesinterrupt-map-maskinterrupt-mapcs-gpiosspi-max-frequencyvref-supply#io-channel-cellsinterrupts-extendedsettling-time-usoversampling-ratio#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsfsl,stop-modexceiver-supplygpio-controller#gpio-cellsgpio-rangesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,tempmonnvmem-cellsnvmem-cell-names#thermal-sensor-cellsfsl,anatopregmapvaluelinux,keycodewakeup-source#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsfsl,pinsfsl,sdma-ram-script-namefsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentdr_modephy_type#index-cellsphy-modephy-supplyspeedfull-duplexbus-widthwp-gpioscd-gpioscap-power-off-cardfull-pwr-cyclecap-sd-highspeedsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-ddr50mmc-ddr-1_8vvmmc-supplyvqmmc-supplyquartz-load-femtofaradsfsl,weim-cs-gprnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyarm-supplypu-supplysoc-supplyportsio-channelslabelfunctiondefault-statelinux,default-triggerinterruptreset-gpiosethernetvin-supplygpiopwmsvoltage-tableregulator-boot-onenable-active-highstartup-delay-usregulator-typestatesio-channel-namestouchscreen-min-pressuretouchscreen-inverted-ytouchscreen-swapped-x-ytouchscreen-x-plate-ohmstouchscreen-y-plate-ohmsenable-gpiosbrightness-levelsnum-interpolated-stepsdefault-brightness-levelbacklight