Ð þíÚð8Ôd(ŒÔ,(ti,am3517-craneboardti,am3517ti,omap3 +#7TI AM3517 CraneBoard (TMDSEVM3517)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@4809e000{/ocp@68000000/can@5c050000cpus+cpu@0arm,cortex-a8cpu‹�–cpu¢“à°pmu@54000000arm,cortex-a8-pmu‹T€ÄÏdebugsssocti,omap-inframpu ti,omap3-mpuÏmpuiva ti,iva2.2Ïiva Ùdisableddsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus‹hÄ +àÏl3_mainl4@48000000ti,omap3-l4-coresimple-bus+ àHscm@2000ti,omap3-scmsimple-bus‹ + à pinmux@30 ti,omap3-padconfpinctrl-single‹08+çö:ÿpinmux_tps_pinsW°kÎscm_conf@270sysconsimple-bus‹p0+ àp0kpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap‹°spbias_mmc_omap2430zpbias_mmc_omap2430‰w@¡-ÆÀkÐclocks+clock@68 ti,clksel‹h¹clock-mcbsp5-mux-fck¹ti,composite-mux-clockÆmcbsp5_mux_fck�Ùk clock-mcbsp3-mux-fck¹ti,composite-mux-clockÆmcbsp3_mux_fck�kclock-mcbsp4-mux-fck¹ti,composite-mux-clockÆmcbsp4_mux_fck�Ùkmcbsp5_fck¹ti,composite-clock� kÖclock@4 ti,clksel‹¹clock-mcbsp1-mux-fck¹ti,composite-mux-clockÆmcbsp1_mux_fck�Ùk clock-mcbsp2-mux-fck¹ti,composite-mux-clockÆmcbsp2_mux_fck�Ùk mcbsp1_fck¹ti,composite-clock� kÒmcbsp2_fck¹ti,composite-clock� kÓmcbsp3_fck¹ti,composite-clock�kÔmcbsp4_fck¹ti,composite-clock�kÕemac_ick@32c¹ti,am35xx-gate-clock�‹,Ùkxemac_fck@32c¹ti,gate-clock�‹,Ù kÚvpfe_ick@32c¹ti,am35xx-gate-clock�‹,Ùkyvpfe_fck@32c¹ti,gate-clock�‹,Ù hsotgusb_ick_am35xx@32c¹ti,am35xx-gate-clock�‹,Ùkzhsotgusb_fck_am35xx@32c¹ti,gate-clock�‹,Ùk{hecc_ck@32c¹ti,am35xx-gate-clock�‹,Ùk|clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single‹ \+çö:ÿprm@48306000 ti,omap3-prm‹H0`@Ä clocks+virt_16_8m_ck¹ fixed-clockæYkosc_sys_ck@d40¹ ti,mux-clock�‹ @ksys_ck@1270¹ti,divider-clock�Ùö‹pksys_clkout1@d70¹ti,gate-clock�‹ pÙdpll3_x2_ck¹fixed-factor-clock�#dpll3_m2x2_ck¹fixed-factor-clock�#k dpll4_x2_ck¹fixed-factor-clock�#corex2_fck¹fixed-factor-clock� #k!wkup_l4_ick¹fixed-factor-clock�#kVcorex2_d3_fck¹fixed-factor-clock�!#krcorex2_d5_fck¹fixed-factor-clock�!#ksclockdomainscm@48004000 ti,omap3-cm‹H@@clocks+dummy_apb_pclk¹ fixed-clockæomap_32k_fck¹ fixed-clockæ€kFvirt_12m_ck¹ fixed-clockæ·kvirt_13m_ck¹ fixed-clockæÆ]@kvirt_19200000_ck¹ fixed-clockæ$økvirt_26000000_ck¹ fixed-clock挺€kvirt_38_4m_ck¹ fixed-clockæIðkdpll4_ck@d00¹ti,omap3-dpll-per-clock�‹ D 0kdpll4_m2_ck@d48¹ti,divider-clock�ö?‹ Hk"dpll4_m2x2_mul_ck¹fixed-factor-clock�"#k#dpll4_m2x2_ck@d00¹ti,gate-clock�#Ù‹ -k$omap_96m_alwon_fck¹fixed-factor-clock�$#k0dpll3_ck@d00¹ti,omap3-dpll-core-clock�‹ @ 0kclock@1140 ti,clksel‹@¹clock-dpll3-m3¹ti,divider-clock Ædpll3_m3_ck�Ùök*clock-dpll4-m6¹ti,divider-clock Ædpll4_m6_ck�Ùö?k<clock-emu-src-mux¹ ti,mux-clockÆemu_src_mux_ck�%&'kjclock-pclk-fck¹ti,divider-clock Æpclk_fck�(Ùöclock-pclkx2-fck¹ti,divider-clock Æpclkx2_fck�(Ùöclock-atclk-fck¹ti,divider-clock Æatclk_fck�(Ùöclock-traceclk-src-fck¹ ti,mux-clockÆtraceclk_src_fck�%&'Ùk)clock-traceclk-fck¹ti,divider-clock Ætraceclk_fck�)Ù ödpll3_m3x2_mul_ck¹fixed-factor-clock�*#k+dpll3_m3x2_ck@d00¹ti,gate-clock�+Ù ‹ -k,emu_core_alwon_ck¹fixed-factor-clock�,#k%sys_altclk¹ fixed-clockæk3mcbsp_clks¹ fixed-clockækcore_ck¹fixed-factor-clock�#k-dpll1_fck@940¹ti,divider-clock�-Ùö‹ @k.dpll1_ck@904¹ti,omap3-dpll-clock�.‹  $ @ 4kdpll1_x2_ck¹fixed-factor-clock�#k/dpll1_x2m2_ck@944¹ti,divider-clock�/ö‹ DkCcm_96m_fck¹fixed-factor-clock�0#k1clock@d40 ti,clksel‹ @¹clock-dpll3-m2¹ti,divider-clock Ædpll3_m2_ck�Ùökclock-omap-96m-fck¹ ti,mux-clock Æomap_96m_fck�1ÙkNclock-omap-54m-fck¹ ti,mux-clock Æomap_54m_fck�23Ùk?clock-omap-48m-fck¹ ti,mux-clock Æomap_48m_fck�43Ùk7clock@e40 ti,clksel‹@¹clock-dpll4-m3¹ti,divider-clock Ædpll4_m3_ck�Ùö k5clock-dpll4-m4¹ti,divider-clock Ædpll4_m4_ck�ök8dpll4_m3x2_mul_ck¹fixed-factor-clock�5#k6dpll4_m3x2_ck@d00¹ti,gate-clock�6Ù‹ -k2cm_96m_d2_fck¹fixed-factor-clock�1#k4omap_12m_fck¹fixed-factor-clock�7#kOdpll4_m4x2_mul_ck¹ti,fixed-factor-clock�8CQ^k9dpll4_m4x2_ck@d00¹ti,gate-clock�9Ù‹ -^kRdpll4_m5_ck@f40¹ti,divider-clock�ö?‹@k:dpll4_m5x2_mul_ck¹ti,fixed-factor-clock�:CQ^k;dpll4_m5x2_ck@d00¹ti,gate-clock�;Ù‹ -^dpll4_m6x2_mul_ck¹fixed-factor-clock�<#k=dpll4_m6x2_ck@d00¹ti,gate-clock�=Ù‹ -k>emu_per_alwon_ck¹fixed-factor-clock�>#k&clock@d70 ti,clksel‹ p¹clock-clkout2-src-gate¹ ti,composite-no-wait-gate-clockÆclkout2_src_gate_ck�-ÙkAclock-clkout2-src-mux¹ti,composite-mux-clockÆclkout2_src_mux_ck�-1?kBclock-sys-clkout2¹ti,divider-clock Æsys_clkout2�@Ùö@qclkout2_src_ck¹ti,composite-clock�ABk@mpu_ck¹fixed-factor-clock�C#kDarm_fck@924¹ti,divider-clock�D‹ $öemu_mpu_alwon_ck¹fixed-factor-clock�D#k'clock@a40 ti,clksel‹ @¹clock-l3-ick¹ti,divider-clockÆl3_ick�-ökEclock-l4-ick¹ti,divider-clockÆl4_ick�EÙökGclock-gpt10-mux-fck¹ti,composite-mux-clockÆgpt10_mux_fck�FÙkKclock-gpt11-mux-fck¹ti,composite-mux-clockÆgpt11_mux_fck�FÙkMclock@c40 ti,clksel‹ @¹clock-rm-ick¹ti,divider-clockÆrm_ick�GÙöclock-gpt1-mux-fck¹ti,composite-mux-clock Ægpt1_mux_fck�FkUclock@a00 ti,clksel‹ ¹clock-gpt10-gate-fck¹ti,composite-gate-clockÆgpt10_gate_fck�Ù kJclock-gpt11-gate-fck¹ti,composite-gate-clockÆgpt11_gate_fck�Ù kLclock-mmchs2-fck¹ti,wait-gate-clock Æmmchs2_fck�Ùk¤clock-mmchs1-fck¹ti,wait-gate-clock Æmmchs1_fck�Ùk¥clock-i2c3-fck¹ti,wait-gate-clock Æi2c3_fck�Ùk¦clock-i2c2-fck¹ti,wait-gate-clock Æi2c2_fck�Ùk§clock-i2c1-fck¹ti,wait-gate-clock Æi2c1_fck�Ùk¨clock-mcbsp5-gate-fck¹ti,composite-gate-clockÆmcbsp5_gate_fck�Ù kclock-mcbsp1-gate-fck¹ti,composite-gate-clockÆmcbsp1_gate_fck�Ù k clock-mcspi4-fck¹ti,wait-gate-clock Æmcspi4_fck�HÙk©clock-mcspi3-fck¹ti,wait-gate-clock Æmcspi3_fck�HÙkªclock-mcspi2-fck¹ti,wait-gate-clock Æmcspi2_fck�HÙk«clock-mcspi1-fck¹ti,wait-gate-clock Æmcspi1_fck�HÙk¬clock-uart2-fck¹ti,wait-gate-clock Æuart2_fck�HÙk­clock-uart1-fck¹ti,wait-gate-clock Æuart1_fck�HÙ k®clock-hdq-fck¹ti,wait-gate-clockÆhdq_fck�IÙk¯clock-uart4-fck-am35xx¹ti,wait-gate-clockÆuart4_fck_am35xx�HÙclock-mmchs3-fck¹ti,wait-gate-clock Æmmchs3_fck�ÙkÈgpt10_fck¹ti,composite-clock�JKgpt11_fck¹ti,composite-clock�LMcore_96m_fck¹fixed-factor-clock�N#kcore_48m_fck¹fixed-factor-clock�7#kHcore_12m_fck¹fixed-factor-clock�O#kIcore_l3_ick¹fixed-factor-clock�E#kPclock@a10 ti,clksel‹ ¹clock-sdrc-ick¹ti,wait-gate-clock Æsdrc_ick�PÙkwclock-mmchs2-ick¹ti,omap3-interface-clock Æmmchs2_ick�QÙk°clock-mmchs1-ick¹ti,omap3-interface-clock Æmmchs1_ick�QÙk±clock-hdq-ick¹ti,omap3-interface-clockÆhdq_ick�QÙk²clock-mcspi4-ick¹ti,omap3-interface-clock Æmcspi4_ick�QÙk³clock-mcspi3-ick¹ti,omap3-interface-clock Æmcspi3_ick�QÙk´clock-mcspi2-ick¹ti,omap3-interface-clock Æmcspi2_ick�QÙkµclock-mcspi1-ick¹ti,omap3-interface-clock Æmcspi1_ick�QÙk¶clock-i2c3-ick¹ti,omap3-interface-clock Æi2c3_ick�QÙk·clock-i2c2-ick¹ti,omap3-interface-clock Æi2c2_ick�QÙk¸clock-i2c1-ick¹ti,omap3-interface-clock Æi2c1_ick�QÙk¹clock-uart2-ick¹ti,omap3-interface-clock Æuart2_ick�QÙkºclock-uart1-ick¹ti,omap3-interface-clock Æuart1_ick�QÙ k»clock-gpt11-ick¹ti,omap3-interface-clock Ægpt11_ick�QÙ k¼clock-gpt10-ick¹ti,omap3-interface-clock Ægpt10_ick�QÙ k½clock-mcbsp5-ick¹ti,omap3-interface-clock Æmcbsp5_ick�QÙ k¾clock-mcbsp1-ick¹ti,omap3-interface-clock Æmcbsp1_ick�QÙ k¿clock-omapctrl-ick¹ti,omap3-interface-clock Æomapctrl_ick�QÙkÀclock-aes2-ick¹ti,omap3-interface-clock Æaes2_ick�QÙkÁclock-sha12-ick¹ti,omap3-interface-clock Æsha12_ick�QÙkÂclock-ipss-ick¹ti,am35xx-interface-clock Æipss_ick�PÙkclock-uart4-ick-am35xx¹ti,omap3-interface-clockÆuart4_ick_am35xx�QÙclock-mmchs3-ick¹ti,omap3-interface-clock Æmmchs3_ick�QÙkÇgpmc_fck¹fixed-factor-clock�P#core_l4_ick¹fixed-factor-clock�G#kQclock@e00 ti,clksel‹¹clock-dss-tv-fck¹ti,gate-clock Ædss_tv_fck�?ÙkŸclock-dss-96m-fck¹ti,gate-clock Ædss_96m_fck�NÙk clock-dss2-alwon-fck¹ti,gate-clockÆdss2_alwon_fck�Ùk¡clock-dss1-alwon-fck-3430es2¹ti,dss-gate-clockÆdss1_alwon_fck_3430es2�RÙ^k¢dummy_ck¹ fixed-clockæclock@c00 ti,clksel‹ ¹clock-gpt1-gate-fck¹ti,composite-gate-clockÆgpt1_gate_fck�ÙkTclock-gpio1-dbck¹ti,gate-clock Ægpio1_dbck�SÙk—clock-wdt2-fck¹ti,wait-gate-clock Æwdt2_fck�SÙk˜gpt1_fck¹ti,composite-clock�TUk×wkup_32k_fck¹fixed-factor-clock�F#kSclock@c10 ti,clksel‹ ¹clock-wdt2-ick¹ti,omap3-interface-clock Æwdt2_ick�VÙk™clock-wdt1-ick¹ti,omap3-interface-clock Æwdt1_ick�VÙkšclock-gpio1-ick¹ti,omap3-interface-clock Ægpio1_ick�VÙk›clock-omap-32ksync-ick¹ti,omap3-interface-clockÆomap_32ksync_ick�VÙkœclock-gpt12-ick¹ti,omap3-interface-clock Ægpt12_ick�VÙk�clock-gpt1-ick¹ti,omap3-interface-clock Ægpt1_ick�VÙkžper_96m_fck¹fixed-factor-clock�0#kper_48m_fck¹fixed-factor-clock�7#kWclock@1000 ti,clksel‹¹clock-uart3-fck¹ti,wait-gate-clock Æuart3_fck�WÙ k}clock-gpt2-gate-fck¹ti,composite-gate-clockÆgpt2_gate_fck�ÙkYclock-gpt3-gate-fck¹ti,composite-gate-clockÆgpt3_gate_fck�Ùk[clock-gpt4-gate-fck¹ti,composite-gate-clockÆgpt4_gate_fck�Ùk]clock-gpt5-gate-fck¹ti,composite-gate-clockÆgpt5_gate_fck�Ùk_clock-gpt6-gate-fck¹ti,composite-gate-clockÆgpt6_gate_fck�Ùkaclock-gpt7-gate-fck¹ti,composite-gate-clockÆgpt7_gate_fck�Ùkcclock-gpt8-gate-fck¹ti,composite-gate-clockÆgpt8_gate_fck�Ù keclock-gpt9-gate-fck¹ti,composite-gate-clockÆgpt9_gate_fck�Ù kgclock-gpio6-dbck¹ti,gate-clock Ægpio6_dbck�XÙk~clock-gpio5-dbck¹ti,gate-clock Ægpio5_dbck�XÙkclock-gpio4-dbck¹ti,gate-clock Ægpio4_dbck�XÙk€clock-gpio3-dbck¹ti,gate-clock Ægpio3_dbck�XÙk�clock-gpio2-dbck¹ti,gate-clock Ægpio2_dbck�XÙ k‚clock-wdt3-fck¹ti,wait-gate-clock Æwdt3_fck�XÙ kƒclock-mcbsp2-gate-fck¹ti,composite-gate-clockÆmcbsp2_gate_fck�Ùk clock-mcbsp3-gate-fck¹ti,composite-gate-clockÆmcbsp3_gate_fck�Ùkclock-mcbsp4-gate-fck¹ti,composite-gate-clockÆmcbsp4_gate_fck�Ùkclock@1040 ti,clksel‹@¹clock-gpt2-mux-fck¹ti,composite-mux-clock Ægpt2_mux_fck�FkZclock-gpt3-mux-fck¹ti,composite-mux-clock Ægpt3_mux_fck�FÙk\clock-gpt4-mux-fck¹ti,composite-mux-clock Ægpt4_mux_fck�FÙk^clock-gpt5-mux-fck¹ti,composite-mux-clock Ægpt5_mux_fck�FÙk`clock-gpt6-mux-fck¹ti,composite-mux-clock Ægpt6_mux_fck�FÙkbclock-gpt7-mux-fck¹ti,composite-mux-clock Ægpt7_mux_fck�FÙkdclock-gpt8-mux-fck¹ti,composite-mux-clock Ægpt8_mux_fck�FÙkfclock-gpt9-mux-fck¹ti,composite-mux-clock Ægpt9_mux_fck�FÙkhgpt2_fck¹ti,composite-clock�YZkØgpt3_fck¹ti,composite-clock�[\gpt4_fck¹ti,composite-clock�]^gpt5_fck¹ti,composite-clock�_`gpt6_fck¹ti,composite-clock�abgpt7_fck¹ti,composite-clock�cdgpt8_fck¹ti,composite-clock�efgpt9_fck¹ti,composite-clock�ghper_32k_alwon_fck¹fixed-factor-clock�F#kXper_l4_ick¹fixed-factor-clock�G#kiclock@1010 ti,clksel‹¹clock-gpio6-ick¹ti,omap3-interface-clock Ægpio6_ick�iÙk„clock-gpio5-ick¹ti,omap3-interface-clock Ægpio5_ick�iÙk…clock-gpio4-ick¹ti,omap3-interface-clock Ægpio4_ick�iÙk†clock-gpio3-ick¹ti,omap3-interface-clock Ægpio3_ick�iÙk‡clock-gpio2-ick¹ti,omap3-interface-clock Ægpio2_ick�iÙ kˆclock-wdt3-ick¹ti,omap3-interface-clock Æwdt3_ick�iÙ k‰clock-uart3-ick¹ti,omap3-interface-clock Æuart3_ick�iÙ kŠclock-uart4-ick¹ti,omap3-interface-clock Æuart4_ick�iÙk‹clock-gpt9-ick¹ti,omap3-interface-clock Ægpt9_ick�iÙ kŒclock-gpt8-ick¹ti,omap3-interface-clock Ægpt8_ick�iÙ k�clock-gpt7-ick¹ti,omap3-interface-clock Ægpt7_ick�iÙkŽclock-gpt6-ick¹ti,omap3-interface-clock Ægpt6_ick�iÙk�clock-gpt5-ick¹ti,omap3-interface-clock Ægpt5_ick�iÙk�clock-gpt4-ick¹ti,omap3-interface-clock Ægpt4_ick�iÙk‘clock-gpt3-ick¹ti,omap3-interface-clock Ægpt3_ick�iÙk’clock-gpt2-ick¹ti,omap3-interface-clock Ægpt2_ick�iÙk“clock-mcbsp2-ick¹ti,omap3-interface-clock Æmcbsp2_ick�iÙk”clock-mcbsp3-ick¹ti,omap3-interface-clock Æmcbsp3_ick�iÙk•clock-mcbsp4-ick¹ti,omap3-interface-clock Æmcbsp4_ick�iÙk–emu_src_ck¹ti,clkdm-gate-clock�jk(secure_32k_fck¹ fixed-clockæ€kkgpt12_fck¹fixed-factor-clock�k#kÙwdt1_fck¹fixed-factor-clock�k#rmii_ck¹ fixed-clockæúð€kpclk_ck¹ fixed-clockæ›üÀkdpll5_ck@d04¹ti,omap3-dpll-clock�‹  $ L 4‡™kldpll5_m2_ck@d50¹ti,divider-clock�lö‹ Pkvsgx_gate_fck@b00¹ti,composite-gate-clock�-Ù‹ ktcore_d3_ck¹fixed-factor-clock�-#kmcore_d4_ck¹fixed-factor-clock�-#kncore_d6_ck¹fixed-factor-clock�-#koomap_192m_alwon_fck¹fixed-factor-clock�$#kpcore_d2_ck¹fixed-factor-clock�-#kqsgx_mux_fck@b40¹ti,composite-mux-clock �mno1pqrs‹ @kusgx_fck¹ti,composite-clock�tukÛsgx_ick@b10¹ti,wait-gate-clock�E‹ ÙkÉcpefuse_fck@a08¹ti,gate-clock�‹ ÙkÃts_fck@a08¹ti,gate-clock�F‹ ÙkÄusbtll_fck@a08¹ti,wait-gate-clock�v‹ ÙkÅclock@a18 ti,clksel‹ ¹clock-usbtll-ick¹ti,omap3-interface-clock Æusbtll_ick�QÙkÆdss_ick_3430es2@e10¹ti,omap3-dss-interface-clock�G‹Ùk£usbhost_120m_fck@1400¹ti,gate-clock�v‹ÙkÊusbhost_48m_fck@1400¹ti,dss-gate-clock�7‹ÙkËusbhost_ick@1410¹ti,omap3-dss-interface-clock�G‹ÙkÌclockdomainscore_l3_clkdmti,clockdomain�wxyz{|dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh�}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–emu_clkdmti,clockdomain�(dpll4_clkdmti,clockdomain�wkup_clkdmti,clockdomain �—˜™š›œ�ždss_clkdmti,clockdomain�Ÿ ¡¢£core_l4_clkdmti,clockdomain”�¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈdpll5_clkdmti,clockdomain�lsgx_clkdmti,clockdomain�Éusbhost_clkdmti,clockdomain �ÊËÌtarget-module@48320000ti,sysc-omap2ti,sysc‹H2H2 ¡revsysc«�Sœ–fckick+ àH2counter@0ti,omap-counter32k‹ interrupt-controller@48200000ti,omap3-intcö‹H ktarget-module@48056000ti,sysc-omap2ti,sysc‹H`H`,H`(¡revsyscsyss¹# Æ «Ô�P–ick+ àH`dma-controller@0ti,omap3430-sdmati,omap-sdma‹Ä áì ù`kÍgpio@48310000ti,omap3-gpio‹H1ÄÏgpio1(ögpio@49050000ti,omap3-gpio‹IÄÏgpio2(ögpio@49052000ti,omap3-gpio‹I ÄÏgpio3(ögpio@49054000ti,omap3-gpio‹I@Ä Ïgpio4(ögpio@49056000ti,omap3-gpio‹I`Ä!Ïgpio5(ögpio@49058000ti,omap3-gpio‹I€Ä"Ïgpio6(öserial@4806a000ti,omap3-uart‹H  4HHÍ1Í2MtxrxÏuart1æÜlserial@4806c000ti,omap3-uart‹HÀ4IHÍ3Í4MtxrxÏuart2æÜlserial@49020000ti,omap3-uart‹I4JHÍ5Í6MtxrxÏuart3æÜli2c@48070000 ti,omap3-i2c‹H€Ä8+Ïi2c1æ'¬@tps@2d‹- ti,tps65910WdefaulteÎÄ o€ÏŒÏ˜Ï¤Ï°Ï¼ÏÈÏÔÏregulators+regulator@0‹ávrtcöregulator@1‹ávioöregulator@2‹ávdd1 zvdd_core‰O€¡O€ öregulator@3‹ávdd2zvdd_shv‰2Z ¡2Z ökÑregulator@4‹ávdd3regulator@5‹ávdig1regulator@6‹ávdig2regulator@7‹ávpll‰w@¡w@öregulator@8‹ávdac‰w@¡w@öregulator@9‹ ávaux1‰w@¡w@öregulator@10‹ ávaux2‰w@¡w@öregulator@11‹ ávaux33regulator@12‹ ávmmc‰2Z ¡2Z öregulator@13‹ ávbbi2c@48072000 ti,omap3-i2c‹H €Ä9+Ïi2c2æ€ Ùdisabledi2c@48060000 ti,omap3-i2c‹H€Ä=+Ïi2c3æ€ Ùdisabledmailbox@48094000ti,omap3-mailboxÏmailbox‹H @Ä(: Ùdisabledmbox-dsp L Wspi@48098000ti,omap2-mcspi‹H €ÄA+Ïmcspi1b@HÍ#Í$Í%Í&Í'Í(Í)Í* Mtx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi‹H  ÄB+Ïmcspi2b HÍ+Í,Í-Í.Mtx0rx0tx1rx1spi@480b8000ti,omap2-mcspi‹H €Ä[+Ïmcspi3b HÍÍÍÍMtx0rx0tx1rx1spi@480ba000ti,omap2-mcspi‹H  Ä0+Ïmcspi4bHÍFÍGMtx0rx01w@480b2000 ti,omap3-1w‹H Ä:Ïhdq1wmmc@4809c000ti,omap3-hsmmc‹H ÀÄSÏmmc1pHÍ=Í>Mtxrx}Њіmmc@480b4000ti,omap3-hsmmc‹H @ÄVÏmmc2HÍ/Í0Mtxrx Ùdisabledmmc@480ad000ti,omap3-hsmmc‹H ÐÄ^Ïmmc3HÍMÍNMtxrx Ùdisabledmmu@480bd400 ti,omap2-iommu‹H Ô€ÄÏmmu_isp­ Ùdisabledmmu@5d000000 ti,omap2-iommu‹]€ÄÏmmu_iva Ùdisabledwdt@48314000 ti,omap3-wdt‹H1@€ Ïwd_timer2mcbsp@48074000ti,omap3-mcbsp‹H@ÿ¡mpu Ä;< ½commontxrxÍ€Ïmcbsp1HÍÍ Mtxrx�Ò–fck Ùdisabledtarget-module@480a0000ti,sysc-omap2ti,sysc‹H <H @H D¡revsyscsyss¹«Ô–ick+ àH  Ùdisabledrng@0 ti,omap2-rng‹ Ä4mcbsp@49022000ti,omap3-mcbsp‹I ÿI€ÿ ¡mpusidetoneÄ>?½commontxrxsidetoneÍÏmcbsp2mcbsp2_sidetoneHÍ!Í"Mtxrx�Ó”–fckick Ùdisabledmcbsp@49024000ti,omap3-mcbsp‹I@ÿI ÿ ¡mpusidetoneÄYZ½commontxrxsidetoneÍ€Ïmcbsp3mcbsp3_sidetoneHÍÍMtxrx�Ô•–fckick Ùdisabledmcbsp@49026000ti,omap3-mcbsp‹I`ÿ¡mpu Ä67 ½commontxrxÍ€Ïmcbsp4HÍÍMtxrx�Õ–fckÜ Ùdisabledmcbsp@48096000ti,omap3-mcbsp‹H `ÿ¡mpu ÄQR ½commontxrxÍ€Ïmcbsp5HÍÍMtxrx�Ö–fck Ùdisabledsham@480c3000ti,omap3-shamÏsham‹H 0dÄ1HÍEMrxtarget-module@48318000ti,sysc-omap2-timerti,sysc‹H1€H1€H1€¡revsyscsyss¹' «Ô�מ–fckick+ àH1€ítimer@0ti,omap3430-timer‹€�×–fckÄ% ×+target-module@49032000ti,sysc-omap2-timerti,sysc‹I I I ¡revsyscsyss¹' «Ô�Ø“–fckick+ àI ítimer@0ti,omap3430-timer‹Ä&Ø+timer@49034000ti,omap3430-timer‹I@Ä'Ïtimer3timer@49036000ti,omap3430-timer‹I`Ä(Ïtimer4timer@49038000ti,omap3430-timer‹I€Ä)Ïtimer5Btimer@4903a000ti,omap3430-timer‹I Ä*Ïtimer6Btimer@4903c000ti,omap3430-timer‹IÀÄ+Ïtimer7Btimer@4903e000ti,omap3430-timer‹IàÄ,Ïtimer8OBtimer@49040000ti,omap3430-timer‹IÄ-Ïtimer9Otimer@48086000ti,omap3430-timer‹H`Ä.Ïtimer10Otimer@48088000ti,omap3430-timer‹H€Ä/Ïtimer11Otarget-module@48304000ti,sysc-omap2-timerti,sysc‹H0@H0@H0@¡revsyscsyss¹' «Ô�Ù�–fckick+ àH0@timer@0ti,omap3430-timer‹Ä_ \usbhstll@48062000 ti,usbhs-tll‹H ÄN Ïusb_tll_hsusbhshost@48064000ti,usbhs-host‹H@ Ïusb_host_hs+àohci@48064400ti,ohci-omap3‹HDÄLlehci@48064800 ti,ehci-omap‹HHÄMgpmc@6e000000ti,omap3430-gpmcÏgpmc‹nÐÄHÍMrxtx„�+ö(usb_otg_hs@480ab000ti,omap3-musb‹H °Ä\]½mcdma Ïusb_otg_hs¢­µ  Ùdisableddss@48050000 ti,omap3-dss‹H Ùdisabled Ïdss_core�¢–fck+àdispc@48050400ti,omap3-dispc‹HÄ Ïdss_dispc�¢–fckencoder@4804fc00 ti,omap3-dsi‹HüHþ@Hÿ ¡protophypllÄ Ùdisabled Ïdss_dsi1�¢¡ –fcksys_clk+encoder@48050800ti,omap3-rfbi‹H Ùdisabled Ïdss_rfbi�¢£–fckickencoder@48050c00ti,omap3-venc‹H  Ùdisabled Ïdss_venc�Ÿ–fckssi-controller@48058000 ti,omap3-ssiÏssi Ùdisabled‹H€H�¡sysgddÄG½gdd_mpu+àssi-port@4805a000ti,omap3-ssi-port‹H H¨¡txrxÄCDssi-port@4805b000ti,omap3-ssi-port‹H°H¸¡txrxÄEFam35x_otg_hs@5c040000ti,omap3-musb Ïam35x_otg_hs Ùdisabled‹\ÄG½mcethernet@5c000000ti,am3517-emac Ïdavinci_emacÙokay‹\ÄCDEFs¾Ùø ,?�x–ickmdio@5c030000ti,davinci_mdio Ïdavinci_mdioÙokay‹\QB@+�Ú–fckserial@4809e000ti,omap3-uartÏuart4 Ùdisabled‹H àÄTHÍ7Í6MtxrxæÜlpinmux@480025d8 ti,omap3-padconfpinctrl-single‹H%Ø$+çö:ÿcan@5c050000ti,am3517-hecc Ùdisabled‹\€\0€\ ¡hecchecc-rammbxÄ�|target-module@50000000ti,sysc-omap2ti,sysc‹P¡rev�ÛÉ–fckick+ àP@opp-tableoperating-points-v2-ti-cpuskopp50-300000000Zá£aO€oÿÿÿÿÿÿÿÿ€opp100-600000000Z#ÃFaO€oÿÿÿÿÿÿÿÿmemory@80000000memory‹€fixedregulatorregulator-fixedzvbat‰LK@¡LK@ kÏ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3candevice_typeregclocksclock-namesclock-latencyoperating-points-v2interruptsti,hwmodsstatusranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsphandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockreg-namesti,sysc-sidleti,sysc-maskti,sysc-midleti,syss-mask#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendeddmasdma-namespinctrl-namespinctrl-0ti,en-ck32k-xtalvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-compatibleregulator-always-onregulator-boot-on#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-width#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsti,davinci-ctrl-reg-offsetti,davinci-ctrl-mod-reg-offsetti,davinci-ctrl-ram-offsetti,davinci-ctrl-ram-sizeti,davinci-rmii-enlocal-mac-addressbus_freqopp-hzopp-microvoltopp-supported-hwopp-suspend