Ð þí`å8\8(­\ ,Olimex A20-OLinuXino-LIME.2olimex,a20-olinuxino-limeallwinner,sun7i-a20aliases=/soc/ethernet@1c50000G/soc/serial@1c28000chosen OVserial0:115200n8framebuffer-lcd0-hdmi02allwinner,simple-framebuffersimple-framebufferbde_be0-lcd0-hdmi8u8<>�›Œ¤ |disabledframebuffer-lcd002allwinner,simple-framebuffersimple-framebuffer bde_be0-lcd0(u8>�•Œ |disabledframebuffer-lcd0-tve002allwinner,simple-framebuffersimple-framebufferbde_be0-lcd0-tve08u68>�›‡Œ |disabledcpus cpu@02arm,cortex-a7ƒcpu�u“¹°8¡¦\À ê€\À /Ö ü€O€€ÈàÂÀB@2€B@²Ácpu@12arm,cortex-a7ƒcpu�u“¹°8¡¦\À ê€\À /Ö ü€O€€ÈàÂÀB@2€B@²Áthermal-zonescpu-thermalÉúßèícooling-mapsmap0ýÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtripscpu-alert0$øÐŠpassiveÁcpu-crit† Ð Šcriticalreserved-memory Odefault-pool2shared-dma-pool(-@:Ctimer2arm,armv7-timer0U   pmu2arm,cortex-a7-pmuUxyclocks Oclk-24M` 2fixed-clockmn6}osc24MÁ"clk-32k` 2fixed-clockm€}osc32kÁ#clk-mii-phy-tx` 2fixed-clockm}x@ }mii_phy_txÁclk-gmac-int-tx` 2fixed-clockmsY@ }gmac_int_txÁclk@1c20164`2allwinner,sun7i-a20-gmac-clk�Âdu}gmac_txÁ*display-engine#2allwinner,sun7i-a20-display-engine� |okaysoc 2simple-bus Osystem-control@1c00000F2allwinner,sun7i-a20-system-controlallwinner,sun4i-a10-system-control�À0 Osram@0 2mmio-sram�À  OÀsram-section@8000>2allwinner,sun7i-a20-sram-a3-a4allwinner,sun4i-a10-sram-a3-a4�€@ |disabledÁ sram@10000 2mmio-sram�  Osram-section@062allwinner,sun7i-a20-sram-dallwinner,sun4i-a10-sram-d�|okayÁsram@1d00000 2mmio-sram�Ð   OÐ sram-section@082allwinner,sun7i-a20-sram-c1allwinner,sun4i-a10-sram-c1�Áinterrupt-controller@1c000302allwinner,sun7i-a20-sc-nmi¤¹�À0  UÁ&dma-controller@1c020002allwinner,sun4i-a10-dma�À  Uu ÊÁ nand-controller@1c030002allwinner,sun4i-a10-nand�À0 U%u'`Õahbmod á ærxtx |disabled spi@1c050002allwinner,sun4i-a10-spi�ÀP U u,pÕahbmodá  ærxtx |disabled ðspi@1c060002allwinner,sun4i-a10-spi�À` U u-qÕahbmodá  ærxtx |disabled ðcsi@1c090002allwinner,sun7i-a20-csi0�À� U*u:—ƒ Õbusispram÷ |disabledethernet@1c0b0002allwinner,sun4i-a10-emac�À° U7u*þ  |disabledmdio@1c0b0802allwinner,sun4i-a10-mdio�À°€ |disabled lcd-controller@1c0c00032allwinner,sun7i-a20-tcon0allwinner,sun7i-a20-tcon�ÀÀ U,÷   lcdlvdsu8•›Õahbtcon-ch0tcon-ch1}tcon0-pixel-clock` á ports port@0 �endpoint@0� Á7endpoint@1�Á3port@1 �endpoint@1�)Álcd-controller@1c0d00032allwinner,sun7i-a20-tcon1allwinner,sun7i-a20-tcon�ÀÐ U-÷  lcdu9–�Õahbtcon-ch0tcon-ch1}tcon1-pixel-clock` á ports port@0 �endpoint@0�Á8endpoint@1�Á4port@1 �endpoint@1�)Ávideo-codec@1c0e000!2allwinner,sun7i-a20-video-engine�Ààu4¡‚ Õahbmodram÷ U5þmmc@1c0f0002allwinner,sun7i-a20-mmc�Àð u"bcdÕahbmmcoutputsample U @defaultN|okay Xdnmmc@1c100002allwinner,sun7i-a20-mmc�Á u#efgÕahbmmcoutputsample U! |disabled mmc@1c110002allwinner,sun7i-a20-mmc�Á u$hijÕahbmmcoutputsample U"@defaultN |disabled mmc@1c120002allwinner,sun7i-a20-mmc�Á  u%klmÕahbmmcoutputsample U#@defaultN |disabled usb@1c130002allwinner,sun4i-a10-musb�Á0u U&wmc‡Œusb–þ�otg|okayphy@1c13400¥2allwinner,sun7i-a20-usb-phy�Á4ÁHÁȰphy_ctrlpmu1pmu2u}Õusb_phy÷! usb0_resetusb1_resetusb2_reset|okayºÌ àñÁusb@1c14000&2allwinner,sun7i-a20-ehcigeneric-ehci�Á@ U'u‡Œusb|okayusb@1c14400&2allwinner,sun7i-a20-ohcigeneric-ohci�ÁD U@u{‡Œusb|okaycrypto-engine@1c1500062allwinner,sun7i-a20-cryptoallwinner,sun4i-a10-crypto�ÁP UVuoÕahbmodhdmi@1c1600032allwinner,sun7i-a20-hdmiallwinner,sun5i-a10s-hdmi�Á` U: u<¤ Õahbmodpll-0pll-1$á   æddc-txddc-rxaudio-tx|okayports port@0 �endpoint@0�Áendpoint@1�Áport@1�endpoint Á9spi@1c170002allwinner,sun4i-a10-spi�Áp U u.rÕahbmodá  ærxtx |disabled ðsata@1c180002allwinner,sun4i-a10-ahci�Á€ U8u1z|okay!usb@1c1c000&2allwinner,sun7i-a20-ehcigeneric-ehci�ÁÀ U(u‡Œusb|okayusb@1c1c400&2allwinner,sun7i-a20-ohcigeneric-ohci�ÁÄ UAu|‡Œusb|okaycsi@1c1d00022allwinner,sun7i-a20-csi1allwinner,sun4i-a10-csi1�ÁÐ U+u;„Õbusram÷ |disabledspi@1c1f0002allwinner,sun4i-a10-spi�Áð U2u/Õahbmodá  ærxtx |disabled ðclock@1c200002allwinner,sun7i-a20-ccu�Âu"# Õhosclosc`!Ápinctrl@1c208002allwinner,sun7i-a20-pinctrl� UuJ"#Õapbhosclosc.¤¹>Ágmac-mii-pinsKJPA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16OgmacÁ+i2c0-pinsJPB0PB1Oi2c0Á%i2c1-pins JPB18PB19Oi2c1Á'i2c2-pins JPB20PB21Oi2c2Á(i2c3-pinsJPI0PI1Oi2c3Á)mmc0-pinsJPF0PF1PF2PF3PF4PF5Ommc0XgÁmmc2-pinsJPC6PC7PC8PC9PC10PC11Ommc2XgÁmmc3-pinsJPI4PI5PI6PI7PI8PI9Ommc3XgÁuart0-pb-pins JPB22PB23Ouart0Á$led-pinsJPH2 Ogpio_outXÁ:timer@1c20c002allwinner,sun4i-a10-timer� �HUCDu"watchdog@1c20c902allwinner,sun4i-a10-wdt� � Uu"rtc@1c20d002allwinner,sun7i-a20-rtc�  Upwm@1c20e002allwinner,sun7i-a20-pwm� u"t |disabledspdif@1c210002allwinner,sun4i-a10-spdif� U uFx Õapbspdifá  ærxtx |disabledir@1c218002allwinner,sun4i-a10-iruKtÕapbir U�Â@ |disabledir@1c21c002allwinner,sun4i-a10-iruLuÕapbir U�Â@ |disabledi2s@1c220002allwinner,sun4i-a10-i2s�  UWuI€Õapbmodá  ærxtx |disabledi2s@1c224002allwinner,sun4i-a10-i2s�Â$ UuGvÕapbmodá  ærxtx |disabledlradc@1c228002allwinner,sun4i-a10-lradc-keys�Â( U |disabledcodec@1c22c002allwinner,sun7i-a20-codec�Â,@ UuE  Õapbcodecá  ærxtx |disabledeeprom@1c238002allwinner,sun7i-a20-sid�Â8i2s@1c244002allwinner,sun4i-a10-i2s�ÂD UZuM�Õapbmodá  ærxtx |disabledrtp@1c250002allwinner,sun5i-a13-ts�ÂP U�Áserial@1c280002snps,dw-apb-uart�€ U¦°uX|okay@defaultN$serial@1c284002snps,dw-apb-uart�„ U¦°uY |disabledserial@1c288002snps,dw-apb-uart�ˆ U¦°uZ |disabledserial@1c28c002snps,dw-apb-uart�ÂŒ U¦°u[ |disabledserial@1c290002snps,dw-apb-uart�Â� U¦°u\ |disabledserial@1c294002snps,dw-apb-uart�” U¦°u] |disabledserial@1c298002snps,dw-apb-uart�˜ U¦°u^ |disabledserial@1c29c002snps,dw-apb-uart�œ U¦°u_ |disabledps2@1c2a0002allwinner,sun4i-a10-ps2�  U>uU |disabledps2@1c2a4002allwinner,sun4i-a10-ps2�¤ U?uV |disabledi2c@1c2ac0002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c�¬ UuO@defaultN%|okay pmic@342x-powers,axp209�4&U¤¹i2c@1c2b00002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c�° UuP@defaultN'|okay eeprom@50 2atmel,24c16�P½i2c@1c2b40002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c�´ U uQ@defaultN( |disabled i2c@1c2b80002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c�¸ UXuR@defaultN) |disabled can@1c2bc0002allwinner,sun7i-a20-canallwinner,sun4i-a10-can�¼ UuS |disabledi2c@1c2c00002allwinner,sun7i-a20-i2callwinner,sun4i-a10-i2c�ÂÀ UYuW |disabled gpu@1c40000&2allwinner,sun7i-a20-maliarm,mali-400�ÄTUEFGHJKI#wgpgpmmupp0ppmmu0pp1ppmmu1pmuuD¥ Õbuscore÷Æ¥Öã`ethernet@1c500002allwinner,sun7i-a20-gmac�Å UUwmacirq uB*Õstmmacethallwinner_gmac_txëô|okay@defaultN+,'miimdio2snps,dwmac-mdio ethernet-phy@1�Á,hstimer@1c600002allwinner,sun7i-a20-hstimer�Æ0UQRSTu3interrupt-controller@1c81000 2arm,gic-400 �ÈÈ È@ È` ¤¹ U Ádisplay-frontend@1e00000%2allwinner,sun7i-a20-display-frontend�à U/u@’‹ Õahbmodram÷Á ports port@1 �endpoint@0�-Á5endpoint@1�.Á1display-frontend@1e20000%2allwinner,sun7i-a20-display-frontend�â U0uA“Š Õahbmodram÷Á ports port@1 �endpoint@0�/Á6endpoint@1�0Á2display-backend@1e40000$2allwinner,sun7i-a20-display-backend�ä U0u?‘� Õahbmodram÷ports port@0 �endpoint@0�1Á.endpoint@1�2Á0port@1 �endpoint@0�3Áendpoint@1�4Ádisplay-backend@1e60000$2allwinner,sun7i-a20-display-backend�æ U/u>�Œ Õahbmodram÷ports port@0 �endpoint@0�5Á-endpoint@1�6Á/port@1 �endpoint@0�7Á endpoint@1�8Áahci-5v2regulator-fixed0ahci-5v?LK@WLK@o�”|okayÁ!usb0-vbus2regulator-fixed 0usb0-vbus?LK@WLK@�” |okayÁusb1-vbus2regulator-fixed 0usb1-vbus?LK@WLK@o�”|okayÁusb2-vbus2regulator-fixed 0usb2-vbus?LK@WLK@o�”|okayÁvcc3v02regulator-fixed0vcc3v0?-ÆÀW-ÆÀvcc3v32regulator-fixed0vcc3v3?2Z W2Z Ávcc5v02regulator-fixed0vcc5v0?LK@WLK@hdmi-connector2hdmi-connectorŠaportendpoint9Á leds 2gpio-leds@defaultN:led™a20-olinuxino-lime:green:usrqŸon interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0serial0rangesstdout-pathallwinner,pipelineclocksstatusdevice_typeregclock-latencyoperating-points#cooling-cellsphandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresissizealloc-rangesreusablelinux,cma-defaultinterrupts#clock-cellsclock-frequencyclock-output-namesallwinner,pipelinesinterrupt-controller#interrupt-cells#dma-cellsclock-namesdmasdma-namesnum-csresetsallwinner,sramreset-namesremote-endpointallwinner,tcon-channelpinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosinterrupt-namesphysphy-namesextcondr_mode#phy-cellsreg-namesusb0_id_det-gpiosusb0_vbus_det-gpiosusb0_vbus-supplyusb1_vbus-supplyusb2_vbus-supplytarget-supply#reset-cellsgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-up#pwm-cells#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-widthpagesizeassigned-clocksassigned-clock-ratessnps,pblsnps,fixed-burstsnps,force_sf_dma_modephy-handlephy-moderegulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpiolabeldefault-state