Ð þís 8l`(«l(#geniatech,xpi-3128rockchip,rk3128 +7Geniatech XPI-3128aliases=/pinctrl/gpio@2007c000C/pinctrl/gpio@20080000I/pinctrl/gpio@20084000O/pinctrl/gpio@20088000U/i2c@20072000Z/i2c@20056000_/i2c@2005a000d/i2c@2005e000i/serial@20060000q/serial@20064000y/serial@20068000�/ethernet@2008c000‹/mmc@1021c000�/mmc@10214000arm-pmuarm,cortex-a7-pmu0•LMNO cpus+³rockchip,rk3036-smpcpu@f00Ácpuarm,cortex-a7ÍÑœ@ßæícpu@f01Ácpuarm,cortex-a7Íæícpu@f02Ácpuarm,cortex-a7Íæícpu@f03Ácpuarm,cortex-a7Íæíopp-table-0operating-points-v2#opp-216000000. ßæ 5~ð~ð7Èopp-408000000.Q– 5~ð~ð7Èopp-600000000.#ÃF 5~ð~ð7Èopp-696000000.)| 5à˜à˜7Èopp-816000000.0£, 5g8g87ÈCopp-1008000000.<Ü 5O€O€7Èopp-1200000000.G†Œ 57È7È7Èdisplay-subsystemrockchip,display-subsystemO Uokayopp-table-1operating-points-v2 opp-200000000. ë 5à˜à˜Ðopp-300000000.ᣠ5��Ðopp-400000000.ׄ 5Œ0Œ0Ðopp-480000000.œ8 5ÐÐÐtimerarm,armv7-timer0•   \€n6oscillator fixed-clock€n6�xin24m£1sram@10080000 mmio-sramÍ + ° smp-sram@0rockchip,rk3066-smp-sramÍgpu@10090000"rockchip,rk3128-maliarm,mali-400Í H•·gpgpmmupp0ppmmu0pp1ppmmu1ßÕÕ Çbuscoreí æxÓ Uokayá syscon@100a0000&rockchip,rk3128-pmusysconsimple-mfdÍ power-controller!rockchip,rk3128-power-controllerí+ power-domain@1Í˜ßÆÖ¿ÑÇÔÌÏEr”ÍÓÀÁÒÕ¾z ípower-domain@2Í(ßÅÎÄ͆ípower-domain@3ÍßÕívideo-codec@10106000(rockchip,rk3128-vpurockchip,rk3066-vpuÍ`• ·vepuvdpu ßÅÎÄÍ(Çaclk_vdpuhclk_vdpuaclk_vepuhclk_vepuÓ iommu@10106800rockchip,iommuÍh •CßÄÎ ÇaclkifaceÓ vop@1010e000rockchip,rk3126-vopÍà • ß̾ÏÇaclk_vopdclk_vophclk_vopædef axiahbdclkÓ Uokayport+ endpoint@0Í(6endpoint@1Í(dsi@10110000*rockchip,rk3128-mipi-dsisnps,dw-mipi-dsiÍ@ •!ßEÇpclk8=dphyÓ æ‰apbG Udisabledports+port@0Íendpoint(port@1Íqos@1012d000rockchip,rk3128-qossysconÍÐ qos@1012e000rockchip,rk3128-qossysconÍà qos@1012f000rockchip,rk3128-qossysconÍð qos@1012f080rockchip,rk3128-qossysconÍð€  qos@1012f100rockchip,rk3128-qossysconÍñ qos@1012f180rockchip,rk3128-qossysconÍñ€ qos@1012f200rockchip,rk3128-qossysconÍò interrupt-controller@10139000arm,cortex-a7-gic Í� À à  • Tiusb@101800002rockchip,rk3128-usbrockchip,rk3066-usbsnps,dwc2Í • ßÚÇotgzotg‚”£€€@ 8 =usb2-phyUokay²Àusb@101c0000 generic-ehciÍ • ßÙ8=usbUokayusb@101e0000 generic-ohciÍ • ßÙ8=usb Udisabledi2s@10200000(rockchip,rk3128-i2srockchip,rk3066-i2sÍ  •DßP»Çi2s_clki2s_hclkÎÓtxrxÝ Udisabledspdif@10204000,rockchip,rk3128-spdifrockchip,rk3066-spdifÍ @ •7ßS¸ ÇmclkhclkÎ ÓtxîdefaultüÝ Udisabledspi@1020c000 rockchip,sfcÍ À€ •2ß™ßÇclk_sfchclk_sfc Udisabledmmc@102140000rockchip,rk3128-dw-mshcrockchip,rk3288-dw-mshcÍ!@@ • ßÈDrvÇbiuciuciu-driveciu-sampleÎ Órx-txðÑ€æQresetUokay) îdefaultü!"#$5@QXmmc@102180000rockchip,rk3128-dw-mshcrockchip,rk3288-dw-mshcÍ!€@ • ßÉEswÇbiuciuciu-driveciu-sampleÎ Órx-txðÑ€æRreset Udisabledmmc@1021c0000rockchip,rk3128-dw-mshcrockchip,rk3288-dw-mshcÍ!À@ • ßËGuyÇbiuciuciu-driveciu-sampleÎ Órx-txðÑ€æSresetUokay)îdefault ü%&'`rXi2s@10220000(rockchip,rk3128-i2srockchip,rk3066-i2sÍ" •ßQ¼Çi2s_clki2s_hclkÎÓtxrx…îdefaultü(Ý Udisablednand-controller@10500000(rockchip,rk3128-nfcrockchip,rk2928-nfcÍP@ •ßÅCÇahbnfcîdefault ü)*+,-./0 Udisabledclock-controller@20000000rockchip,rk3128-cruÍ ß1Çxin24mG£ ­½#g¸€syscon@20008000&rockchip,rk3128-grfsysconsimple-mfdÍ €+usb2phy@17crockchip,rk3128-usb2phyÍ| ߎÇphyclk �usb480m_phy­šÒ2£Uokay2host-port •5 ·linestateéUokayotg-port$•#34·otg-bvalidotg-idlinestateéUokayhdmi@20034000rockchip,rk3128-inno-hdmiÍ @@ •-ßG¾ Çpclkrefîdefault ü345Ó ÝUokayports+port@0Íendpoint(6port@1Íendpoint(7Rphy@20038000rockchip,rk3128-dsi-dphyÍ €@ß”r ÇrefpclkéÓ æ$apb Udisabledtimer@20044000,rockchip,rk3128-timerrockchip,rk3288-timerÍ @  •ßaU Çpclktimertimer@20044020,rockchip,rk3128-timerrockchip,rk3288-timerÍ @  •ßaV Çpclktimertimer@20044040,rockchip,rk3128-timerrockchip,rk3288-timerÍ @@  •;ßaW Çpclktimertimer@20044060,rockchip,rk3128-timerrockchip,rk3288-timerÍ @`  •<ßaX Çpclktimertimer@20044080,rockchip,rk3128-timerrockchip,rk3288-timerÍ @€  •=ßaY Çpclktimertimer@200440a0,rockchip,rk3128-timerrockchip,rk3288-timerÍ @   •>ßaZ Çpclktimerwatchdog@2004c000 rockchip,rk3128-wdtsnps,dw-wdtÍ À •"ß? Udisabledpwm@20050000(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ ß^îdefaultü8ô Udisabledpwm@20050010(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ ß^îdefaultü9ôUokay^pwm@20050020(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ  ß^îdefaultü:ôUokay_pwm@20050030(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ 0ß^îdefaultü;ô Udisabledi2c@20056000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ ` •Çi2cßMîdefaultü<+ Udisabledi2c@2005a000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ   •Çi2cßNîdefaultü=+ Udisabledi2c@2005e000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ à •Çi2cßOîdefaultü>+ Udisabledserial@20060000&rockchip,rk3128-uartsnps,dw-apb-uartÍ  •€n6ßMUÇbaudclkapb_pclkÎÓtxrxîdefault ü?@Aÿ  Udisabledserial@20064000&rockchip,rk3128-uartsnps,dw-apb-uartÍ @ •€n6ßNVÇbaudclkapb_pclkÎÓtxrxîdefaultüBÿ Uokayserial@20068000&rockchip,rk3128-uartsnps,dw-apb-uartÍ € •€n6ßOWÇbaudclkapb_pclkÎÓtxrxîdefaultüCÿ  Udisabledsaradc@2006c000rockchip,saradcÍ À •ß[>Çsaradcapb_pclkæW saradc-apbUokay(Qi2c@20072000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ   •Çi2cßLîdefaultüD+ Udisabledspi@20074000(rockchip,rk3128-spirockchip,rk3066-spiÍ @ •ßARÇspiclkapb_pclkÎ ÓtxrxîdefaultüEFGHI+ Udisableddma-controller@20078000arm,pl330arm,primecellÍ €@•4Oß Çapb_pclkfethernet@2008c000rockchip,rk3128-gmacÍ À@•89·macirqeth_wake_irq8ß~�‚€ÔoMÇstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macæ8 stmmacethGqUokay�outputšJ¥rmii®K­|½úð€îdefaultüLmdiosnps,dwmac-mdio+ethernet-phy@1ethernet-phy-ieee802.3-c22͹dà Ó åMîdefaultüNKpinctrlrockchip,rk3128-pinctrlG+°gpio@2007c000rockchip,gpio-bankÍ À •$ß@ñTi� HEADER_5HEADER_3HEADER_22HEADER_23HEADER_19HEADER_26HEADER_21HEADER_24HEADER_18HEADER_36HEADER_13Wgpio@20080000rockchip,gpio-bankÍ  •%ßAñTip HEADER_7HEADER_35HEADER_33HEADER_37HEADER_40HEADER_38HEADER_11HEADER_29HEADER_31[gpio@20084000rockchip,gpio-bankÍ @ •&ßBñTi: HEADER_27HEADER_8HEADER_10Mgpio@20088000rockchip,gpio-bankÍ € •'ßCñTi; HEADER_32HEADER_12HEADER_15Spcfg-pull-defaultPpcfg-pull-none3Oemmcemmc-clk@O%emmc-cmd@P&emmc-cmd1@Pemmc-pwr@Pemmc-bus1@Pemmc-bus4@@PPPPemmc-bus8€@PPPPPPPP'gmacrgmii-pinsð@P P P P PPPPPPPPPPPrmii-pins @P P PPPPPPPPLhdmihdmii2c-xfer @OO3hdmi-hpd@O4hdmi-cec@O5i2c0i2c0-xfer @OODi2c1i2c1-xfer @OO<i2c2i2c2-xfer @OO=i2c3i2c3-xfer @OO>i2si2s-bus`@O O O O OO(i2s1-bus`@OOOOOOlcdclcdc-dclk@Olcdc-den@ Olcdc-hsync@ Olcdc-vsync@ Olcdc-rgb24à@ O OOOOOOOOOOOOOnfcflash-ale@O)flash-cle@O+flash-wrn@O0flash-rdn@O.flash-rdy@O/flash-cs0@O,flash-dqs@O-flash-bus8€@OOOOOOOO*pwm0pwm0-pin@O8pwm1pwm1-pin@O9pwm2pwm2-pin@O:pwm3pwm3-pin@O;sdiosdio-clk@Osdio-cmd@Psdio-pwren@Psdio-bus4@@PPPPsdmmcsdmmc-clk@O"sdmmc-cmd@P#sdmmc-det@P$sdmmc-wp@Psdmmc-pwren@P\sdmmc-bus4@@PPPP!sfcsfc-bus2 @PPsfc-bus4@@PPPPsfc-clk@Osfc-cs0@Psfc-cs1@Pspdifspdif-tx@Ospi0spi0-clk@PGspi0-cs0@ PHspi0-tx@ PEspi0-rx@ PFspi0-cs1@ PIspi1-clk@Pspi1-cs0@Pspi1-tx@Pspi1-rx@Pspi1-cs1@Pspi2-clk@ Pspi2-cs0@Pspi2-tx@ Pspi2-rx@ Puart0uart0-xfer @PO?uart0-cts@O@uart0-rts@OAuart1uart1-xfer @ P PBuart1-cts@Ouart1-rts@ Ouart2uart2-xfer @POCuart2-cts@Ouart2-rts@Odp83848cdp83848c-rst@ONir-receiverir-int@OVledspower-led@OXspd-led@ OYusb2host-drv@OUmemory@60000000ÁmemoryÍ`@chosenN/serial@20064000adc-keys adc-keysZQfbuttonsw2Z button-recovery ‘Recovery—h¢dc-5v-regulatorregulator-fixed¼DC_5VËLK@ãLK@ûThdmi-connnectorhdmi-connectorÈaportendpoint(R7host-pwr-5v-regulatorregulator-fixed !S&Ü ¼HOST_PWR_5VËLK@ãLK@7TîdefaultüUBûir-receivergpio-ir-receiver ëSîdefaultüVleds gpio-ledsled-power ëWUpower^donîdefaultüXled-spd ëS Ulan^îdefaultüYmcu3v3-regulatorregulator-fixed¼MCU3V3Ë2Z ã2Z 7ûvcc-ddr-regulatorregulator-fixed¼VCC_DDRËã`ãã`7Zûvcc-io-regulatorregulator-fixed¼VCC_IOË2Z ã2Z 7Zûvcc-lan-regulatorregulator-fixed¼VCC_LANË2Z ã2Z 7ûJvcc-sd-regulatorregulator-fixed ![&ô¼VCC_SDË2Z ã2Z 7îdefaultü\ vcc-sys-regulatorregulator-fixed¼VCC_SYSËLK@ãLK@7TûZvcc33-hdmi-regulatorregulator-fixed ¼VCC33_HDMIË2Z ã2Z 7]ûvcca-33-regulatorregulator-fixed¼VCCA_33Ë2Z ã2Z 7Zû]vdd-11-regulatorregulator-fixed¼VDD_11ËÈàãÈà7Zûvdd11-hdmi-regulatorregulator-fixed ¼VDD11_HDMIËÈàãÈà7ûvdd-arm-regulatorpwm-regulator¼VDD_ARMr^a¨wZË » ã\Àûvdd-log-regulatorpwm-regulator¼VDD_LOGr_a¨‚dwZË�ã\À– û  compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3i2c0i2c1i2c2i2c3serial0serial1serial2ethernet0mmc0mmc1interruptsinterrupt-affinityenable-methoddevice_typeregclock-latencyclocksresetsoperating-points-v2#cooling-cellscpu-supplyphandleopp-sharedopp-hzopp-microvoltopp-suspendportsstatusarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsrangesinterrupt-namesclock-namespower-domainsmali-supply#power-domain-cellspm_qosiommus#iommu-cellsreset-namesremote-endpointphysphy-namesrockchip,grfinterrupt-controller#interrupt-cellsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizevusb_a-supplyvusb_d-supplydmasdma-names#sound-dai-cellspinctrl-namespinctrl-0fifo-depthmax-frequencybus-widthvmmc-supplydisable-wpcap-sd-highspeedno-mmcno-sdiocap-mmc-highspeedmmc-ddr-3_3vno-sdrockchip,playback-channels#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parents#phy-cells#pwm-cellsreg-io-widthreg-shift#io-channel-cellsvref-supplyarm,pl330-broken-no-flushparm,pl330-periph-burst#dma-cellsrx-fifo-depthtx-fifo-depthclock_in_outphy-supplyphy-modephy-handlemax-speedreset-assert-usreset-deassert-usreset-gpiosgpio-controller#gpio-cellsgpio-line-namesbias-pull-pin-defaultbias-disablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-ongpiostartup-delay-usvin-supplyenable-active-highfunctioncolordefault-statepwmspwm-supplypwm-dutycycle-rangeregulator-ramp-delay