Ð þí×&8Ë´( rË| &,hardkernel,odroid-m1srockchip,rk35667Hardkernel ODROID-M1Saliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/ethernet@fe010000ç/mmc@fe310000ì/mmc@fe2b0000cpus cpu@0ñcpu,arm,cortex-a55ýpsci%9€F@X€e€r@„€‘¢­ cpu@100ñcpu,arm,cortex-a55ýpsci%9€F@X€e€r@„€‘¢­ cpu@200ñcpu,arm,cortex-a55ýpsci%9€F@X€e€r@„€‘¢­ cpu@300ñcpu,arm,cortex-a55ýpsci%9€F@X€e€r@„€‘¢­ l3-cache,cacheµÁ;H@Z­opp-table-0,operating-points-v2Ï­opp-408000000ÚQ– á »  » Œ0ïœ@opp-600000000Ú#ÃF á »  » Œ0opp-816000000Ú0£, á »  » Œ0opp-1104000000ÚAÍ´ á »  » Œ0opp-1416000000ÚTfr á »  » Œ0opp-1608000000Ú_Ø" áà˜à˜Œ0opp-1800000000ÚkIÒ á��Œ0display-subsystem,rockchip,display-subsystem firmwarescmi ,arm,scmi-smc‚ protocol@14ý#­opp-table-1,operating-points-v2­Bopp-200000000Ú ëÂ á øP øPB@opp-300000000Úá£ á øP øPB@opp-400000000Úׄ á øP øPB@opp-600000000Ú#ÃF á »  » B@opp-700000000Ú)¹' á~ð~ðB@opp-800000000Ú/¯ áB@B@B@hdmi-sound,simple-audio-card0HDMIGi2s`zokaysimple-audio-card,codec�simple-audio-card,cpu� pmu,arm,cortex-a55-pmu0‹äåæç– psci ,arm,psci-1.0smctimer,arm,armv8-timer0‹   ©xin24m ,fixed-clockÀn6Ðxin24m#­xin32k ,fixed-clockÀ€Ðxin32kãídefault#sram@10f000 ,mmio-sramýð ûðsram@0,arm,scmi-shmemý­sata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciýü@›œ�satapmaliverxoob ‹_ sata-phy/ zdisabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciýü€ ¡¢satapmaliverxoob ‹` sata-phy/ zdisabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3ýüÀ@ ‹©¦§¥ref_clksuspend_clkbus_clk=otg Eutmi_wide/N”Uzokay usb2-phyn uhigh-speedusb@fd000000,rockchip,rk3568-dwc3snps,dwc3ýý@ ‹ª©ª¨ref_clksuspend_clkbus_clk=host usb2-phyusb3-phy Eutmi_wide/N•Uzokayinterrupt-controller@fd400000 ,arm,gic-v3 ýý@ýF ‹ ƒ˜©ýA³(¾­usb@fd800000 ,generic-ehciýý€ ‹‚½¾¼usbzokayusb@fd840000 ,generic-ohciýý„ ‹ƒ½¾¼usbzokayusb@fd880000 ,generic-ehciýýˆ ‹…¿À¼usbzokayusb@fd8c0000 ,generic-ohciýýŒ ‹†¿À¼usbzokaysyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdýý­\io-domains&,rockchip,rk3568-pmu-io-voltage-domainzokayÍÛé÷!/=syscon@fdc50000ýýÅ ,rockchip,rk3566-pipe-grfsyscon­©syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdýýÆ­syscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconýýÈ­ªsyscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconýýÉ­«syscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconýýÊ€­¬syscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconýýÊ€€­¯clock-controller@fdd00000,rockchip,rk3568-pmucruýýÐ#K­clock-controller@fdd20000,rockchip,rk3568-cruýýÒxin24m#KX h€G†Œ ëÂ}”­i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cýýÔ ‹.- i2cpclkã ídefault zokayregulator@1c ,tcs,tcs4525ý¡¾vdd_cpuÍáó ß4 5°#ü8!­regulator-state-memCpmic@20,rockchip,rk809ý XH}–#HmclkÐrk809-clkout1rk809-clkout2"‹ídefaultã#$\m…“!Ÿ!«!·!Ã!Ï!Û!ç!ó!­ÅregulatorsDCDC_REG1 ¾vdd_logicÍáÿó¡  ™p#qregulator-state-memCDCDC_REG2¾vdd_gpuÍáÿó¡  ™p#q­Cregulator-state-memCDCDC_REG3¾vcc_ddrÍáÿregulator-state-memDCDC_REG4¾vdd_npuÿó¡  ™p#qregulator-state-memCDCDC_REG5¾vcc_1v8Íáów@ w@­regulator-state-memCLDO_REG1¾vdda0v9_imageó »  » ­Xregulator-state-memCLDO_REG2 ¾vdda_0v9Íáó »  » regulator-state-memCLDO_REG3 ¾vdda0v9_pmuÍáó »  » regulator-state-mem. » LDO_REG4 ¾vccio_acodecÍáó2Z  2Z ­regulator-state-memCLDO_REG5 ¾vccio_sdów@ 2Z ­regulator-state-memCLDO_REG6 ¾vcc3v3_pmuÍáó2Z  2Z ­regulator-state-mem.2Z LDO_REG7 ¾vcca_1v8Íáów@ w@­œregulator-state-memCLDO_REG8 ¾vcca1v8_pmuÍáów@ w@regulator-state-mem.w@LDO_REG9¾vcca1v8_imageów@ w@­Yregulator-state-memCSWITCH_REG1¾vcc_3v3Íá­regulator-state-memCSWITCH_REG2 ¾vcc3v3_sd­eregulator-state-memCserial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartýýÕ ‹t ,baudclkapb_pclkJ%%ã&ídefaultO\ zdisabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý× 0 pwmpclkã'ídefaultf zdisabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý× 0 pwmpclkã(ídefaultf zdisabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý×  0 pwmpclkã)ídefaultf zdisabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý×0 0 pwmpclkã*ídefaultf zdisabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdýýÙpower-controller!,rockchip,rk3568-power-controllerq ­power-domain@7ý…+qpower-domain@8ýÌÍ …,-.qpower-domain@9ý ÚÛÜ …/01qpower-domain@10ý ñò…234567qpower-domain@11ý í…8qpower-domain@13ý …9qpower-domain@14ý …:;<qpower-domain@15ý…=>?@Aqgpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostýýæ@$‹()' Œjobmmugpugpubus%B/zokayœC­™video-codec@fdea0400,rockchip,rk3568-vpuýýê ‹‹Œvdpuîï aclkhclk¨D/ iommu@fdea0800,rockchip,rk3568-iommuýýê@ ‹Š aclkifaceîï/ ¯­Drga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rgaýýë€ ‹ZóôõaclkhclksclkN&$% ¼coreaxiahb/ video-codec@fdee0000,rockchip,rk3568-vepuýýî ‹@ýþ aclkhclk¨E/ iommu@fdee0800,rockchip,rk3568-iommuýýî@ ‹?ýþ aclkiface/ ¯­Emmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcýþ@ ‹d ÁÂŽ�biuciuciu-driveciu-sampleÈÓðÑ€Në¼reset zdisabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aýþ‹ Œmacirqeth_wake_irq@†‰‰ÇÃĉÈWstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refNì ¼stmmaceth”áFñGH(zokayX‰†}‡Å1input>I Irgmii-idRídefaultãJKLMNOmdio,snps,dwmac-mdio ethernet-phy@1,ethernet-phy-ieee802.3-c22ý]N m†  P­Istmmac-axi-config‹•¥­Frx-queues-configµ­Gqueue0tx-queues-configË­Hqueue0vop@fe040000 ýþ0þ@ávopgamma-lut ‹”(ÝÞßàá%aclkhclkdclk_vp0dclk_vp1dclk_vp2¨Q/ ”zokay,rockchip,rk3566-vopXßà}ports ­port@0ý endpoint@2ýëR­Zport@1ý port@2ý iommu@fe043e00,rockchip,rk3568-iommu ýþ>þ? ‹”ÝÞ aclkiface¯/ zokay­Qdsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiýþ ‹DpclkèdphyS/ ¼apbN” zdisabledports port@0ýport@1ýdsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiýþ ‹EpclkédphyT/ ¼apbN” zdisabledports port@0ýport@1ýhdmi@fe0a0000,rockchip,rk3568-dw-hdmiýþ  ‹-(æç“(Úiahbisfrcecrefídefault ãUVW/ O”\zokayûX Y­ports port@0ýendpointëZ­Rport@1ýendpointë[­ºqos@fe128000,rockchip,rk3568-qossysconýþ€ ­+qos@fe138080,rockchip,rk3568-qossysconýþ€€ ­:qos@fe138100,rockchip,rk3568-qossysconýþ� ­;qos@fe138180,rockchip,rk3568-qossysconýþ�€ ­<qos@fe148000,rockchip,rk3568-qossysconýþ€ ­,qos@fe148080,rockchip,rk3568-qossysconýþ€€ ­-qos@fe148100,rockchip,rk3568-qossysconýþ� ­.qos@fe150000,rockchip,rk3568-qossysconýþ ­8qos@fe158000,rockchip,rk3568-qossysconýþ€ ­2qos@fe158100,rockchip,rk3568-qossysconýþ� ­3qos@fe158180,rockchip,rk3568-qossysconýþ�€ ­4qos@fe158200,rockchip,rk3568-qossysconýþ‚ ­5qos@fe158280,rockchip,rk3568-qossysconýþ‚€ ­6qos@fe158300,rockchip,rk3568-qossysconýþƒ ­7qos@fe180000,rockchip,rk3568-qossysconýþ qos@fe190000,rockchip,rk3568-qossysconýþ ­=qos@fe190280,rockchip,rk3568-qossysconýþ€ ­>qos@fe190300,rockchip,rk3568-qossysconýþ ­?qos@fe190380,rockchip,rk3568-qossysconýþ€ ­@qos@fe190400,rockchip,rk3568-qossysconýþ ­Aqos@fe198000,rockchip,rk3568-qossysconýþ€ ­9qos@fe1a8000,rockchip,rk3568-qossysconýþ€ ­/qos@fe1a8080,rockchip,rk3568-qossysconýþ€€ ­0qos@fe1a8100,rockchip,rk3568-qossysconýþ� ­1dfi@fe230000,rockchip,rk3568-dfiýþ# ‹ \pcie@fe260000,rockchip,rk3568-pcie0ýÀ@þ&ôádbiapbconfig<‹KJIHGŒsyspmcmsglegacyerr((�‚ƒ„…$aclk_mstaclk_slvaclk_dbipclkauxñpci˜2`E]]]]Sds‚‘™ pcie-phy/Tûôôô ô à@N¡¼pipe zokayídefaultã^ _ £`legacy-interrupt-controller˜ƒ ‹H­]mmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcýþ+@ ‹b °±Š‹biuciuciu-driveciu-sampleÈÓðÑ€NÔ¼resetzokay³½ÎídefaultãabcdÙæeòmmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcýþ,@ ‹c ²³Œ�biuciuciu-driveciu-sampleÈÓðÑ€NÖ¼reset zdisabledspi@fe300000 ,rockchip,sfcýþ0@ ‹exvclk_sfchclk_sfcãfídefault zdisabledmmc@fe310000,rockchip,rk3568-dwcmshcýþ1 ‹X{}h ëÂn6(|zy{}corebusaxiblocktimerzokay³ÿÓ ë   & .ídefaultãghijkæòrng@fe388000,rockchip,rk3568-rngýþ8€@po coreahbNm zdisabledi2s@fe400000,rockchip,rk3568-i2s-tdmýþ@ ‹4X=AhFÏqFÏq?C9mclk_txmclk_rxhclkJl