Ð þíý˜8ðl( ,ð40firefly,roc-rk3399-pc-mezzaninerockchip,rk3399 +&7Firefly ROC-RK3399-PC Mezzanine Boardaliases=/pinctrl/gpio@ff720000C/pinctrl/gpio@ff730000I/pinctrl/gpio@ff780000O/pinctrl/gpio@ff788000U/pinctrl/gpio@ff790000[/i2c@ff3c0000`/i2c@ff110000e/i2c@ff120000j/i2c@ff130000o/i2c@ff3d0000t/i2c@ff140000y/i2c@ff150000~/i2c@ff160000ƒ/i2c@ff3e0000ˆ/serial@ff180000�/serial@ff190000˜/serial@ff1a0000 /serial@ff1b0000¨/serial@ff370000°/spi@ff1c0000µ/spi@ff1d0000º/spi@ff1e0000¿/spi@ff350000Ä/spi@ff1f0000É/spi@ff200000Î/ethernet@fe300000Ø/mmc@fe320000Ý/mmc@fe330000â/mmc@fe310000cpus+cpu-mapcluster0core0çcore1çcore2çcore3çcluster1core0çcore1çcpu@0ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@1ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@2ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@3ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@100ëcpuarm,cortex-a72÷ûpsci  #2´L \Ài@{ˆ€•@§´ÅÙäthermal-idle#ì'øôcpu@101ëcpuarm,cortex-a72÷ûpsci  #2´L \Ài@{ˆ€•@§´ÅÙäthermal-idle#ì'øôl2-cache-cluster0cache^k@}ä l2-cache-cluster1cache^k@}äidle-states"pscicpu-sleeparm,idle-state/@Wxøúh„ä cluster-sleeparm,idle-state/@W�øôhÐä display-subsystemrockchip,display-subsystemymemory-controllerrockchip,rk3399-dmcŒ¨›dmc_clk §disabledpmu_a53arm,cortex-a53-pmu®pmu_a72arm,cortex-a72-pmu®psci arm,psci-1.0smctimerarm,armv8-timer@®   ¹xin24m fixed-clockÐn6àxin24móä—pcie@f8000000rockchip,rk3399-pcie ÷øýaxi-baseapb-baseëpci+ ' ÅÄG ›aclkaclk-perfhclkpm0®1231syslegacyclientA`Tbq y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ˆ‚úúà�ûàûà8�‚ƒ„…†�€(–coremgmtmgmt-stickypipepmpclkaclk§okay ¢«µdefaultÃÍÝíinterrupt-controllerý äpcie-ep@f8000000rockchip,rk3399-pcie-ep ÷ýúapb-basemem-base ÅÄG ›aclkaclk-perfhclkpm«8�‚ƒ„…†�€(–coremgmtmgmt-stickypipepmpclkaclk y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3 µdefaultà §disabledethernet@fe300000rockchip,rk3399-gmac÷þ0® 1macirq8ighfjÕfM›stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac> �‰ –stmmacethL!Y§okayd¦t"‹input˜#£rgmiiµdefaultÃ$ ¬%¼ Ò'ÃPç(ðmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ1@®@ùðÑ€ îMœ�›biuciuciu-driveciu-sample> �y–reset§okay-:P&[µdefault Ã'()iw*ƒ+mmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ2@®AùðÑ€dÍ� ë ÎLš››biuciuciu-driveciu-sample> �z–reset§okay ¥,®µdefault Ã-./iw0ƒ1mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1÷þ3® ¹!dN� ëÂNð›clk_xinclk_ahbàemmc_cardclockóy2 ~phy_arasan> ϧokay[äšusb@fe380000 generic-ehci÷þ8®ÈÉ3y4~usb§okayusb@fe3a0000 generic-ohci÷þ:®ÈÉ3y4~usb§okayusb@fe3c0000 generic-ehci÷þ<®ÊË5y6~usb§okayusb@fe3e0000 generic-ohci÷þ>® ÊË5y6~usb§okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell÷þCM ›apb_pclkçdebug@fe432000&arm,coresight-cpu-debugarm,primecell÷þC M ›apb_pclkçdebug@fe434000&arm,coresight-cpu-debugarm,primecell÷þC@M ›apb_pclkçdebug@fe436000&arm,coresight-cpu-debugarm,primecell÷þC`M ›apb_pclkçdebug@fe610000&arm,coresight-cpu-debugarm,primecell÷þaL ›apb_pclkçdebug@fe710000&arm,coresight-cpu-debugarm,primecell÷þqL ›apb_pclkçusb@fe800000rockchip,rk3399-dwc3+ˆ0�ƒöøôùG›ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�% –usb3-otg§okayusb@fe800000 snps,dwc3÷þ€®i�öƒ›refbus_earlysuspendàotgy78~usb2-phyusb3-phy èutmi_wideñ *Cd> §okayusb@fe900000rockchip,rk3399-dwc3+ˆ0‚„÷øôùG›ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�& –usb3-otg§okayusb@fe900000 snps,dwc3÷þ�®n‚÷„›refbus_earlysuspendàhosty9:~usb2-phyusb3-phy èutmi_wideñ *Cd> §okaydp@fec00000rockchip,rk3399-cdn-dp÷þÀ® dr¡�õá ë ru¡o›core-clkpclkspdifgrfy;<>  �HJý–spdifdptxapbcoreL!† §disabledportsport+endpoint@0÷—=äªendpoint@1÷—>ä¤interrupt-controller@fee00000 arm,gic-v3 +ˆýP÷þàþð ÿðÿñÿò® ämsi-controller@fee20000arm,gic-v3-its§¶÷þâäppi-partitionsinterrupt-partition-0Áäinterrupt-partition-1Áäsaradc@ff100000rockchip,rk3399-saradc÷ÿ®>ÊPe›saradcapb_pclk�Ô –saradc-apb§okayÜ?äÇcrypto@ff8b0000rockchip,rk3399-crypto÷ÿ‹@®ÐÒ…›hclk_masterhclk_slavesclk�µ®¯–masterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-crypto÷ÿ‹€@®‡ÑÓ†›hclk_masterhclk_slavesclk�º¸¹–masterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2c÷ÿdA� ëÂAU ›i2cpclk®;µdefaultÃ@+§okayè,ÿi2c@ff120000rockchip,rk3399-i2c÷ÿdB� ëÂBV ›i2cpclk®#µdefaultÃA+ §disabledi2c@ff130000rockchip,rk3399-i2c÷ÿdC� ëÂCW ›i2cpclk®"µdefaultÃB+§okayèÂÿä³i2c@ff140000rockchip,rk3399-i2c÷ÿdD� ëÂDX ›i2cpclk®&µdefaultÃC+ §disabledi2c@ff150000rockchip,rk3399-i2c÷ÿdE� ëÂEY ›i2cpclk®%µdefaultÃD+ §disabledi2c@ff160000rockchip,rk3399-i2c÷ÿdF� ëÂFZ ›i2cpclk®$µdefaultÃE+§okayèXÿusb-typec@22 fcs,fusb302÷" F®µdefaultÃGH§okayregulator@66 mps,mp8859÷fmp8859_dcdc#dc_12v2·J·bvˆHregulator-state-mem“«·serial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿQ`›baudclkapb_pclk®cÇѵdefault ÃIJK§okayserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿRa›baudclkapb_pclk®bÇѵdefaultÃL §disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿSb›baudclkapb_pclk®dÇѵdefaultÃM§okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿTc›baudclkapb_pclk®eÇѵdefaultÃN §disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿG[›spiclkapb_pclk®DÞO O ãtxrxµdefaultÃPQRS+ §disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿH\›spiclkapb_pclk®5ÞO O ãtxrxµdefaultÃTUVW+§okayflash@0jedec,spi-nor÷íÉÀspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿI]›spiclkapb_pclk®4ÞOOãtxrxµdefaultÃXYZ[+ §disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿJ^›spiclkapb_pclk®CÞOOãtxrxµdefaultÃ\]^_+ §disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ K_›spiclkapb_pclk®„Þ`` ãtxrxµdefaultÃabcd> + §disabledthermal-zonescpu-thermalÿdè#etripscpu_alert03p?Ðòpassiveäfcpu_alert13$ø?Ðòpassiveägcpu_crit3s?Ð òcriticalcooling-mapsmap0JfOÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1JgHOÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalÿdè#etripsgpu_alert03$ø?Ðòpassiveähgpu_crit3s?Ð òcriticalcooling-mapsmap0Jh Oiÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadc÷ÿ&®adO� q°Od›tsadcapb_pclk�è –tsadc-apbL!^sµinitdefaultsleepÃjukj‰§okayŸ¶äeqos@ffa58000rockchip,rk3399-qossyscon÷ÿ¥€ äsqos@ffa5c000rockchip,rk3399-qossyscon÷ÿ¥À ätqos@ffa60080rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa60100rockchip,rk3399-qossyscon÷ÿ¦ qos@ffa60180rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa70000rockchip,rk3399-qossyscon÷ÿ§ äwqos@ffa70080rockchip,rk3399-qossyscon÷ÿ§€ äxqos@ffa74000rockchip,rk3399-qossyscon÷ÿ§@ äuqos@ffa76000rockchip,rk3399-qossyscon÷ÿ§` ävqos@ffa90000rockchip,rk3399-qossyscon÷ÿ© äyqos@ffa98000rockchip,rk3399-qossyscon÷ÿ©€ älqos@ffaa0000rockchip,rk3399-qossyscon÷ÿª äzqos@ffaa0080rockchip,rk3399-qossyscon÷ÿª€ ä{qos@ffaa8000rockchip,rk3399-qossyscon÷ÿª€ ä|qos@ffaa8080rockchip,rk3399-qossyscon÷ÿª€€ ä}qos@ffab0000rockchip,rk3399-qossyscon÷ÿ« ämqos@ffab0080rockchip,rk3399-qossyscon÷ÿ«€ änqos@ffab8000rockchip,rk3399-qossyscon÷ÿ«€ äoqos@ffac0000rockchip,rk3399-qossyscon÷ÿ¬ äpqos@ffac0080rockchip,rk3399-qossyscon÷ÿ¬€ äqqos@ffac8000rockchip,rk3399-qossyscon÷ÿ¬€ ä~qos@ffac8080rockchip,rk3399-qossyscon÷ÿ¬€€ äqos@ffad0000rockchip,rk3399-qossyscon÷ÿ­ ä€qos@ffad8080rockchip,rk3399-qossyscon÷ÿ­€€ qos@ffae0000rockchip,rk3399-qossyscon÷ÿ® ärpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd÷ÿ1power-controller!rockchip,rk3399-power-controllerÑ+ä power-domain@34÷"áÝålÑpower-domain@33÷!ÜååmnÑpower-domain@31÷ëêåoÑpower-domain@32÷  í쟞åpqÑpower-domain@35÷#ÐårÑpower-domain@25÷lÑpower-domain@23÷ðåsÑpower-domain@22÷ÕfåtÑpower-domain@27÷ÎLåuÑpower-domain@28÷îåvÑpower-domain@8÷~}Ñpower-domain@9÷ €Ñpower-domain@24÷ôåwxÑpower-domain@15÷Ñ+power-domain@21÷ÞçråyÑpower-domain@19÷åßåz{Ñpower-domain@20÷æàå|}Ñpower-domain@16÷Ñ+power-domain@17÷ÙÙå~Ñpower-domain@18÷ÛÛå€Ñsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd÷ÿ2äio-domains&rockchip,rk3399-pmu-io-voltage-domain§okayì�spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ5‚‚›spiclkapb_pclk®<µdefaultÄ…†+ §disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿ7‚‚"›baudclkapb_pclk®fÇѵdefaultÇ §disabledi2c@ff3c0000rockchip,rk3399-i2c÷ÿ<d‚ � ë‚ ‚ ›i2cpclk®9µdefaultÈ+§okayЀè¨ÿpmic@1brockchip,rk808÷ F®óàxin32krk808-clkout2µdefaultÉû  *Š 6Š BŠ NŠ ZŠ fŠ rŠ ~Š ŠŠ —Š ¤Š ±�äÎregulatorsDCDC_REG1 #vdd_centerbv2 q°J™p ¾qregulator-state-mem ÓDCDC_REG2 #vdd_cpu_lbv2 q°J™p ¾qä regulator-state-mem ÓDCDC_REG3#vcc_ddrbvregulator-state-mem“DCDC_REG4#vcc_1v8bv2w@Jw@ä+regulator-state-mem“«w@LDO_REG1#vcca1v8_codecbv2w@Jw@ä˜regulator-state-mem ÓLDO_REG2 #vcca1v8_hdmibv2w@Jw@ä²regulator-state-mem ÓLDO_REG3 #vcc1v8_pmubv2w@Jw@äregulator-state-mem“«w@LDO_REG4 #vcc_sdiobv2w@J-ÆÀä1regulator-state-mem“«-ÆÀLDO_REG5#vcca3v0_codecbv2-ÆÀJ-ÆÀregulator-state-mem ÓLDO_REG6#vcc_1v5bv2ã`Jã`regulator-state-mem“«ã`LDO_REG7 #vcca0v9_hdmibv2 » J » ä±regulator-state-mem ÓLDO_REG8#vcc_3v0bv2-ÆÀJ-ÆÀä�regulator-state-mem“«-ÆÀSWITCH_REG1 #vcc3v3_s3bvä#regulator-state-mem ÓSWITCH_REG2 #vcc3v3_s0bvregulator-state-mem Óregulator@40silergy,syr827÷@ ìµdefaultË #vdd_cpu_b2 ß4Jã` ¾èbvˆŠäregulator-state-mem Óregulator@41silergy,syr828÷A ìµdefaultÃŒ#vdd_gpu2 ß4Jã` ¾èbvˆŠä¿regulator-state-mem Ói2c@ff3d0000rockchip,rk3399-i2c÷ÿ=d‚ � ë‚ ‚ ›i2cpclk®8µdefaultÃ�+§okayèXÿusb-typec@22 fcs,fusb302÷" F®µdefaultÃŽ�§okayi2c@ff3e0000rockchip,rk3399-i2c÷ÿ>d‚ � ë‚ ‚ ›i2cpclk®:µdefaultÃ�+ §disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB µdefaultÑ‚§okayäÆpwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB µdefaultÃ’‚ §disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB  µdefaultÓ‚§okayäØpwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB0 µdefaultÔ‚ §disableddfi@ff630000÷ÿc@rockchip,rk3399-dfi®ƒy ›pclk_ddr_monävideo-codec@ff650000rockchip,rk3399-vpu÷ÿe ®rq 1vepuvdpuëê ›aclkhclk •> iommu@ff650800rockchip,iommu÷ÿe@®sëê ›aclkiface > ä•video-codec@ff660000rockchip,rk3399-vdec÷ÿf€®t í쟞›axiahbcabaccore –> iommu@ff660480rockchip,iommu ÷ÿf€@ÿfÀ@®uíì ›aclkiface>  ä–iommu@ff670800rockchip,iommu÷ÿg@®*áÝ ›aclkiface  §disabledrga@ff680000rockchip,rk3399-rga÷ÿh®7Üåm›aclkhclksclk�jgi –coreaxiahb> !efuse@ff690000rockchip,rk3399-efuse÷ÿi€+} ›pclk_efusecpu-id@7÷cpu-leakage@17÷gpu-leakage@18÷center-leakage@19÷cpu-leakage@1a÷logic-leakage@1b÷wafer-info@1c÷dma-controller@ff6d0000arm,pl330arm,primecell÷ÿm@ ® ( 3Ó ›apb_pclkä`dma-controller@ff6e0000arm,pl330arm,primecell÷ÿn@ ® ( 3Ô ›apb_pclkäOclock-controller@ff750000rockchip,rk3399-pmucru÷ÿu—›xin24mLó Jd‚�(Jñä‚clock-controller@ff760000rockchip,rk3399-cru÷ÿv—›xin24mL!ó JˆdÀÀ@ÂÁBÉÂCãÞxíD�#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂׄäsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd÷ÿw+ä!io-domains"rockchip,rk3399-io-voltage-domain§okay W˜ d� q� �1mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0w¥o›dphy-refdphy-cfggrf>  Ž §disabledä¬usb2phy@e450rockchip,rk3399-usb2phy÷äP{›phyclkóàclk_usbphy0_480m§okayä3host-port Ž® 1linestate§okay˜™ä4otg-port Ž0®ghj1otg-bvalidotg-idlinestate§okay˜Hä7usb2phy@e460rockchip,rk3399-usb2phy÷ä`|›phyclkóàclk_usbphy1_480m§okayä5host-port Ž® 1linestate§okay˜™ä6otg-port Ž0®lmo1otg-bvalidotg-idlinestate§okay˜�ä9phy@f780rockchip,rk3399-emmc-phy÷÷€$š›emmcclk ™2 ާokayä2pcie-phyrockchip,rk3399-pcie-phyŠ›refclk Ž�‡–phy§okayäphy@ff7c0000rockchip,rk3399-typec-phy÷ÿ|~}›tcpdcoretcpdphy-refd~�úð€> �•”L–uphyuphy-pipeuphy-tcphyL!§okaydp-port Žä;usb3-port Žä8phy@ff800000rockchip,rk3399-typec-phy÷ÿ€€›tcpdcoretcpdphy-refd€�úð€> ��œM–uphyuphy-pipeuphy-tcphyL!§okaydp-port Žä<usb3-port Žä:watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt÷ÿ„€|®xrktimer@ff850000rockchip,rk3399-timer÷ÿ…®QhZ ›pclktimerspdif@ff870000rockchip,rk3399-spdif÷ÿ‡®BÞ`ãtx ›mclkhclkU×µdefaultÛ> † §disabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿˆL!®'Þ``ãtxrx›i2s_clki2s_hclkVÔµbclk_onbclk_offÜu�> †§okay ­ Èi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿ‰®(Þ``ãtxrx›i2s_clki2s_hclkWÕµdefaultÞ> †§okay ­ Èi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿŠ®)Þ``ãtxrx›i2s_clki2s_hclkXÖ> †§okayä¯vop@ff8f0000rockchip,rk3399-vop-lit ÷ÿ� ÿ� ®wdÛÛ�ׄõáÛµÛ›aclk_vopdclk_vophclk_vop Ÿ> � –axiahbdclk§okayport+äendpoint@0÷— ä¸endpoint@1÷—¡ä½endpoint@2÷—¢ä¶endpoint@3÷—£äºendpoint@4÷—¤ä>iommu@ff8f3f00rockchip,iommu÷ÿ�?®wÛÛ ›aclkiface>  §okayäŸvop@ff900000rockchip,rk3399-vop-big ÷ÿ� ÿ� ®vdÙÙ�ׄõáÙ´Ù›aclk_vopdclk_vophclk_vop ¥> � –axiahbdclk§okayport+äendpoint@0÷—¦ä¼endpoint@1÷—§ä·endpoint@2÷—¨äµendpoint@3÷—©ä¹endpoint@4÷—ªä=iommu@ff903f00rockchip,iommu÷ÿ�?®vÙÙ ›aclkiface>  §okayä¥isp0@ff910000rockchip,rk3399-cif-isp÷ÿ‘@®+néã›ispaclkhclk «y¬~dphy>  §disabledports+port@0÷+iommu@ff914000rockchip,iommu ÷ÿ‘@ÿ‘P®+éã ›aclkiface >  âä«isp1@ff920000rockchip,rk3399-cif-isp÷ÿ’@®,oêä›ispaclkhclk ­y®~dphy>  §disabledports+port@0÷+iommu@ff924000rockchip,iommu ÷ÿ’@ÿ’P®,êä ›aclkiface >  âä­hdmi-soundsimple-audio-card ýi2s  0hdmi-sound§okaysimple-audio-card,cpu G¯simple-audio-card,codec G°hdmi@ff940000rockchip,rk3399-dw-hdmi÷ÿ”Ñ®(tqpo›iahbisfrcecgrfref> L!†§okay Q± a² q³µdefaultôä°ports+port@0÷+endpoint@0÷—µä¨endpoint@1÷—¶ä¢port@1÷dsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€®- ¢p£o›refpclkphy_cfggrf> �û–apbL!+ §disabledports+port@0÷+endpoint@0÷—·ä§endpoint@1÷—¸ä port@1÷dsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€€®. ¢q¤o›refpclkphy_cfggrf> �ü–apbL!+ Ž §disabledä®ports+port@0÷+endpoint@0÷—¹ä©endpoint@1÷—ºä£port@1÷dp@ff970000rockchip,rk3399-edp÷ÿ—€® jlo ›dppclkgrfµdefaultû> �–dpL! §disabledports+port@0÷+endpoint@0÷—¼ä¦endpoint@1÷—½ä¡port@1÷gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860÷ÿš0® 1jobmmugpuÐ#2 P> #§okayž }¿äipinctrlrockchip,rk3399-pinctrlL!+ˆgpio@ff720000rockchip,gpio-bank÷ÿr‚® ‰ ™ý ä,gpio@ff730000rockchip,gpio-bank÷ÿs‚® ‰ ™ý äFgpio@ff780000rockchip,gpio-bank÷ÿxP® ‰ ™ý äÍgpio@ff788000rockchip,gpio-bank÷ÿx€Q® ‰ ™ý ä%gpio@ff790000rockchip,gpio-bank÷ÿyR® ‰ ™ý äpcfg-pull-up ¥äÃpcfg-pull-down ²äÄpcfg-pull-none ÁäÀpcfg-pull-none-12ma Á Î äÂpcfg-pull-none-13ma Á Î äÁpcfg-pull-none-18ma Á Îpcfg-pull-none-20ma Á Îpcfg-pull-up-2ma ¥ Îpcfg-pull-up-8ma ¥ Îpcfg-pull-up-18ma ¥ Îpcfg-pull-up-20ma ¥ Îpcfg-pull-down-4ma ² Îpcfg-pull-down-8ma ² Îpcfg-pull-down-12ma ² Î pcfg-pull-down-18ma ² Îpcfg-pull-down-20ma ² Îpcfg-output-high ÝäÅpcfg-output-low épcfg-input-enable ôpcfg-input-pull-up ô ¥pcfg-input-pull-down ô ²clockclk-32k Àcifcif-clkin  Àcif-clkouta  Àedpedp-hpd Àä»gmacrgmii-pinsð ÁÀ À Á À ÀÀÀÀÁÁÀÀÁÁä$rmii-pins   À Á À À ÀÀÀÀÁÁi2c0i2c0-xfer ÀÀäˆi2c1i2c1-xfer ÀÀä@i2c2i2c2-xfer ÂÂäAi2c3i2c3-xfer ÀÀäBi2c4i2c4-xfer  À Àä�i2c5i2c5-xfer  À ÀäCi2c6i2c6-xfer  À ÀäDi2c7i2c7-xfer ÀÀäEi2c8i2c8-xfer ÀÀä�i2s0i2s0-2ch-bus` ÀÀÀÀÀÀi2s0-2ch-bus-bclk-off` ÀÀÀÀÀÀi2s0-8ch-bus� ÀÀÀÀÀÀÀÀÀäœi2s0-8ch-bus-bclk-off� ÀÀÀÀÀÀÀÀÀä�i2s1i2s1-2ch-busP ÀÀÀÀÀäži2s1-2ch-bus-bclk-offP ÀÀÀÀÀsdio0sdio0-bus1 Ãsdio0-bus4@ ÃÃÃÃä'sdio0-cmd Ãä(sdio0-clk Àä)sdio0-cd Ãsdio0-pwr Ãsdio0-bkpwr Ãsdio0-wp Ãsdio0-int Ãsdmmcsdmmc-bus1 Ãsdmmc-bus4@ à à à Ãä/sdmmc-clk  Àä-sdmmc-cmd  Ãä.sdmmc-cd Ãsdmmc-wp Ãvcc3v0-sd-en ÀäÑsuspendap-pwroff Àddrio-pwroff Àspdifspdif-bus Àä›spdif-bus-1 Àspi0spi0-clk ÃäPspi0-cs0 ÃäSspi0-cs1 Ãspi0-tx ÃäQspi0-rx ÃäRspi1spi1-clk  ÃäTspi1-cs0  ÃäWspi1-rx ÃäVspi1-tx ÃäUspi2spi2-clk  ÃäXspi2-cs0  Ãä[spi2-rx  ÃäZspi2-tx  ÃäYspi3spi3-clk Ãäƒspi3-cs0 Ãä†spi3-rx Ãä…spi3-tx Ãä„spi4spi4-clk Ãä\spi4-cs0 Ãä_spi4-rx Ãä^spi4-tx Ãä]spi5spi5-clk Ãäaspi5-cs0 Ãädspi5-rx Ãäcspi5-tx Ãäbtestclktest-clkout0 Àtest-clkout1 Àtest-clkout2 Àtsadcotp-pin Àäjotp-out Àäkuart0uart0-xfer ÃÀäIuart0-cts ÀäJuart0-rts ÀäKuart1uart1-xfer  à ÀäLuart2auart2a-xfer à Àuart2buart2b-xfer ÃÀuart2cuart2c-xfer ÃÀäMuart3uart3-xfer ÃÀäNuart3-cts Àuart3-rts Àuart4uart4-xfer ÃÀä‡uarthdcpuarthdcp-xfer ÃÀpwm0pwm0-pin Àä‘pwm0-pin-pull-down Ävop0-pwm-pin Àvop1-pwm-pin Àpwm1pwm1-pin Àä’pwm1-pin-pull-down Äpwm2pwm2-pin Àä“pwm2-pin-pull-down Äpwm3apwm3a-pin Àä”pwm3bpwm3b-pin Àhdmihdmi-i2c-xfer ÀÀhdmi-cec Àä´pciepci-clkreqn-cpm Àpci-clkreqnb-cpm Àävcc3v3-pcie-en ÀäÚpcie-perst Àäbuttonspwr-key-l ÃäÈirir-int ÀäÉlcd-panellcd-panel-reset Ãledsdiy-led-pin  ÀäËwork-led-pin ÀäÊyellow-led-pin ÀäÌpmicvsel1-pin Ää‹vsel2-pin ÄäŒpmic-int-l Ãä‰sdio-pwrseqwifi-enable-h  ÀäÏusb2vcc5v0-host-en ÀäÓvcc-sys-en Àä×hub-rst ÅäÔusb-typecvcc-vbus-typec1-en  ÀäÖfusb30xfusb0-int ÃäGfusb1-int ÃäŽngffvcc3v3-ngff-en ÀäÙopp-table-0operating-points-v2 ä opp00 Q– ! –¨ –¨Ð /œ@opp01 #ÃF ! –¨ –¨Ðopp02 0£, ! øP øPÐopp03 <Ü !HHÐopp04 G†Œ !B@B@Ðopp05 Tfr !*ˆ*ˆÐopp-table-1operating-points-v2 äopp00 Q– ! –¨ –¨Ð /œ@opp01 #ÃF ! –¨ –¨Ðopp02 0£, ! –¨ –¨Ðopp03 <Ü ! Yø YøÐopp04 G†Œ !~ð~ðÐopp05 Tfr !£è£èÐopp06 _Ø" !ÈàÈàÐopp07 kIÒ !O€O€Ðopp-table-2operating-points-v2ä¾opp00  ë ! –¨ –¨Œ0opp01 ³Ü@ ! –¨ –¨Œ0opp02 ׄ ! –¨ –¨Œ0opp03 Íe ! Yø YøŒ0opp04 #ÃF !HHŒ0opp05 /¯ !ÈàÈàŒ0chosen @serial2:1500000n8backlightpwm-backlight LÆa¨external-gmac-clock fixed-clockÐsY@ àclkin_gmacóä"adc-keys adc-keys QÇ ]buttons nã` ˆdbutton-recovery –Recovery œh §FPgpio-keys gpio-keys ÁµdefaultÃÈkey-power Ìd ¥, –GPIO Key Power œt ir-receivergpio-ir-receiver ¥,µdefaultÃÉleds gpio-ledsµdefault ÃÊËÌled-0 –green:work ¥Í Þon ìheartbeatled-1 –red:diy ¥,  Þoff ìmmc2led-2 –yellow:yellow-led ¥, Þoff ìmmc1sdio-pwrseqmmc-pwrseq-simpleÎ ›ext_clockµdefaultÃÏ , ä&vcc-vbus-typec0regulator-fixed#vcc_vbus_typec0bv2LK@JLK@äHsys-12vregulator-fixed#sys_12vbvˆÐäÒvcc1v8-s3regulator-fixed #vcc1v8_s3bv2w@Jw@ˆ+ä?vcc3v0-sdregulator-fixed  ·µdefaultÃÑ #vcc3v0_sdv2-ÆÀJ-ÆÀˆŠä0vcc3v3-sysregulator-fixed #vcc3v3_sysbv22Z J2Z ˆÒäŠvcca-0v9regulator-fixed #vcca_0v9bv2 » J » ˆŠävcc5v0-host-regulatorregulator-fixed  ·FµdefaultÃÓÔ #vcc5v0_hostˆÕä™vcc-vbus-typec1regulator-fixed  ·F µdefaultÃÖ#vcc_vbus_typec1bˆÕä�vcc-sysregulator-fixed  ·ÍµdefaultÃ×#vcc_sysv2LK@JLK@ˆÒäÕvdd-logpwm-regulator LØa¨#vdd_logbv2ÝÐJ\À !Špoe-12vregulator-fixed#poe_12vbv2·J·äÐvcc3v3-ngffregulator-fixed #vcc3v3_ngff  ·µdefaultÃÙbv22Z J2Z ˆÒä*vcc3v3-pcieregulator-fixed #vcc3v3_pcie  ·FµdefaultÃÚ22Z J2Z ˆÒä compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4spi0spi1spi2spi3spi4spi5ethernet0mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandleduration-usexit-latency-uscache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanespinctrl-namespinctrl-0vpcie3v3-supplyvpcie1v8-supplyvpcie0v9-supplyinterrupt-controllermax-functionsrockchip,max-outbound-regionspower-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104vmmc-supplyvqmmc-supplyassigned-clock-ratescd-gpiosdisable-wparasan,soc-ctl-syscondisable-cqe-dcmddr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsvbus-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplyregulator-on-in-suspendregulator-suspend-microvoltreg-shiftreg-io-widthdmasdma-namesspi-max-frequencypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-ramp-delayregulator-off-in-suspendfcs,suspend-voltage-selector#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsaudio-supplybt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,playback-channelsrockchip,capture-channelsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiavdd-0v9-supplyavdd-1v8-supplyddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathpwmsio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltautorepeatdebounce-intervaldefault-statelinux,default-triggerreset-gpiosenable-active-highpwm-supply