Ð þíôæ8è4( ²çü&friendlyarm,nanopi-m4rockchip,rk3399 +7FriendlyElec NanoPi M4aliases=/pinctrl/gpio@ff720000C/pinctrl/gpio@ff730000I/pinctrl/gpio@ff780000O/pinctrl/gpio@ff788000U/pinctrl/gpio@ff790000[/i2c@ff3c0000`/i2c@ff110000e/i2c@ff120000j/i2c@ff130000o/i2c@ff3d0000t/i2c@ff140000y/i2c@ff150000~/i2c@ff160000ƒ/i2c@ff3e0000ˆ/serial@ff180000�/serial@ff190000˜/serial@ff1a0000 /serial@ff1b0000¨/serial@ff370000°/spi@ff1c0000µ/spi@ff1d0000º/spi@ff1e0000¿/spi@ff350000Ä/spi@ff1f0000É/spi@ff200000Î/ethernet@fe300000Ø/mmc@fe310000Ý/mmc@fe320000â/mmc@fe330000cpus+cpu-mapcluster0core0çcore1çcore2çcore3çcluster1core0çcore1çcpu@0ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@1ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@2ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@3ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@100ëcpuarm,cortex-a72÷ûpsci  #2´L \Ài@{ˆ€•@§´ÅÙäthermal-idle#ì'øôcpu@101ëcpuarm,cortex-a72÷ûpsci  #2´L \Ài@{ˆ€•@§´ÅÙäthermal-idle#ì'øôl2-cache-cluster0cache^k@}ä l2-cache-cluster1cache^k@}äidle-states"pscicpu-sleeparm,idle-state/@Wxøúh„ä cluster-sleeparm,idle-state/@W�øôhÐä display-subsystemrockchip,display-subsystemymemory-controllerrockchip,rk3399-dmcŒ¨›dmc_clk §disabledpmu_a53arm,cortex-a53-pmu®pmu_a72arm,cortex-a72-pmu®psci arm,psci-1.0smctimerarm,armv8-timer@®   ¹xin24m fixed-clockÐn6àxin24móä›pcie@f8000000rockchip,rk3399-pcie ÷øýaxi-baseapb-baseëpci+ ' ÅÄG ›aclkaclk-perfhclkpm0®1231syslegacyclientA`Tbq y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ˆ‚úúà�ûàûà8�‚ƒ„…†�€(–coremgmtmgmt-stickypipepmpclkaclk§okay¢¬¼interrupt-controllerÌ äpcie-ep@f8000000rockchip,rk3399-pcie-ep ÷ýúapb-basemem-base ÅÄG ›aclkaclk-perfhclkpmá¢8�‚ƒ„…†�€(–coremgmtmgmt-stickypipepmpclkaclk y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3ï  default §disabledethernet@fe300000rockchip,rk3399-gmac÷þ0® 1macirq8ighfjÕfM›stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac%�‰ –stmmaceth3@§okayKb¦rinput default  !"#Šrgmii“$ž(§mdiosnps,dwmac-mdio+ethernet-phy@1÷ %® °'Àu0 Ò%ä#mmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ1@®@ÞðÑ€ îMœ�›biuciuciu-driveciu-sampleì%�y–reset§okay÷5&@ default '()Nmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ2@®AÞðÑ€bÍ\ ë ÎLš››biuciuciu-driveciu-sampleì%�z–reset§okay÷q ƒ*Œ default+,-.N—/£0mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1÷þ3® °bN\ ëÂNð›clk_xinclk_ahbàemmc_cardclockóy1 ~phy_arasan%Ƨokay÷×@äŸusb@fe380000 generic-ehci÷þ8®ÈÉ2y3~usb§okayusb@fe3a0000 generic-ohci÷þ:®ÈÉ2y3~usb§okayusb@fe3c0000 generic-ehci÷þ<®ÊË4y5~usb§okayusb@fe3e0000 generic-ohci÷þ>® ÊË4y5~usb§okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell÷þCM ›apb_pclkçdebug@fe432000&arm,coresight-cpu-debugarm,primecell÷þC M ›apb_pclkçdebug@fe434000&arm,coresight-cpu-debugarm,primecell÷þC@M ›apb_pclkçdebug@fe436000&arm,coresight-cpu-debugarm,primecell÷þC`M ›apb_pclkçdebug@fe610000&arm,coresight-cpu-debugarm,primecell÷þaL ›apb_pclkçdebug@fe710000&arm,coresight-cpu-debugarm,primecell÷þqL ›apb_pclkçusb@fe800000rockchip,rk3399-dwc3+ˆ0�ƒöøôùG›ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�% –usb3-otg§okayusb@fe800000 snps,dwc3÷þ€®i�öƒ›refbus_earlysuspendæotgy67~usb2-phyusb3-phy îutmi_wide÷0Ij%§okayusb@fe900000rockchip,rk3399-dwc3+ˆ0‚„÷øôùG›ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�& –usb3-otg§okayusb@fe900000 snps,dwc3÷þ�®n‚÷„›refbus_earlysuspendæhosty89~usb2-phyusb3-phy îutmi_wide÷0Ij%§okaydp@fec00000rockchip,rk3399-cdn-dp÷þÀ® br¡\õá ë ru¡o›core-clkpclkspdifgrfy:;% �HJý–spdifdptxapbcore3Œ §disabledportsport+endpoint@0÷�<ä¯endpoint@1÷�=ä©interrupt-controller@fee00000 arm,gic-v3 +ˆÌP÷þàþð ÿðÿñÿò® ämsi-controller@fee20000arm,gic-v3-its­¼÷þâäppi-partitionsinterrupt-partition-0Çäinterrupt-partition-1Çäsaradc@ff100000rockchip,rk3399-saradc÷ÿ®>ÐPe›saradcapb_pclk�Ô –saradc-apb§okayâcrypto@ff8b0000rockchip,rk3399-crypto÷ÿ‹@®ÐÒ…›hclk_masterhclk_slavesclk�µ®¯–masterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-crypto÷ÿ‹€@®‡ÑÓ†›hclk_masterhclk_slavesclk�º¸¹–masterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2c÷ÿbA\ ëÂAU ›i2cpclk®; default>+§okayÐ @î–i2c@ff120000rockchip,rk3399-i2c÷ÿbB\ ëÂBV ›i2cpclk®# default?+§okayi2c@ff130000rockchip,rk3399-i2c÷ÿbC\ ëÂCW ›i2cpclk®" default@+ §disabledi2c@ff140000rockchip,rk3399-i2c÷ÿbD\ ëÂDX ›i2cpclk®& defaultA+ §disabledi2c@ff150000rockchip,rk3399-i2c÷ÿbE\ ëÂEY ›i2cpclk®% defaultB+ §disabledi2c@ff160000rockchip,rk3399-i2c÷ÿbF\ ëÂFZ ›i2cpclk®$ defaultC+§okayä¶serial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿQ`›baudclkapb_pclk®c' default DEF§okaybluetoothbrcm,bcm43438-btG›lpo 4H H* Z* i=  default IJKsLMserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿRa›baudclkapb_pclk®b' defaultN §disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿSb›baudclkapb_pclk®d' defaultO§okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿTc›baudclkapb_pclk®e' defaultP §disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿG[›spiclkapb_pclk®DŒQ Q ‘txrx defaultRSTU+ §disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿH\›spiclkapb_pclk®5ŒQ Q ‘txrx defaultVWXY+ §disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿI]›spiclkapb_pclk®4ŒQQ‘txrx defaultZ[\]+ §disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿJ^›spiclkapb_pclk®CŒQQ‘txrx default^_`a+ §disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ K_›spiclkapb_pclk®„Œbb ‘txrx defaultcdef%+ §disabledthermal-zonescpu-thermal›d±è¿gtripscpu_alert0ÏpÛÐòpassiveähcpu_alert1Ï$øÛÐòpassiveäicpu_critÏsÛÐ òcriticalcooling-mapsmap0æhëÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1æiHëÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal›d±è¿gtripsgpu_alert0Ï$øÛÐòpassiveäjgpu_critÏsÛÐ òcriticalcooling-mapsmap0æj ëkÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadc÷ÿ&®abO\ q°Od›tsadcapb_pclk�è –tsadc-apb3ús initdefaultsleeplml%§okay;Rägqos@ffa58000rockchip,rk3399-qossyscon÷ÿ¥€ äuqos@ffa5c000rockchip,rk3399-qossyscon÷ÿ¥À ävqos@ffa60080rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa60100rockchip,rk3399-qossyscon÷ÿ¦ qos@ffa60180rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa70000rockchip,rk3399-qossyscon÷ÿ§ äyqos@ffa70080rockchip,rk3399-qossyscon÷ÿ§€ äzqos@ffa74000rockchip,rk3399-qossyscon÷ÿ§@ äwqos@ffa76000rockchip,rk3399-qossyscon÷ÿ§` äxqos@ffa90000rockchip,rk3399-qossyscon÷ÿ© ä{qos@ffa98000rockchip,rk3399-qossyscon÷ÿ©€ änqos@ffaa0000rockchip,rk3399-qossyscon÷ÿª ä|qos@ffaa0080rockchip,rk3399-qossyscon÷ÿª€ ä}qos@ffaa8000rockchip,rk3399-qossyscon÷ÿª€ ä~qos@ffaa8080rockchip,rk3399-qossyscon÷ÿª€€ äqos@ffab0000rockchip,rk3399-qossyscon÷ÿ« äoqos@ffab0080rockchip,rk3399-qossyscon÷ÿ«€ äpqos@ffab8000rockchip,rk3399-qossyscon÷ÿ«€ äqqos@ffac0000rockchip,rk3399-qossyscon÷ÿ¬ ärqos@ffac0080rockchip,rk3399-qossyscon÷ÿ¬€ äsqos@ffac8000rockchip,rk3399-qossyscon÷ÿ¬€ ä€qos@ffac8080rockchip,rk3399-qossyscon÷ÿ¬€€ ä�qos@ffad0000rockchip,rk3399-qossyscon÷ÿ­ ä‚qos@ffad8080rockchip,rk3399-qossyscon÷ÿ­€€ qos@ffae0000rockchip,rk3399-qossyscon÷ÿ® ätpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd÷ÿ1power-controller!rockchip,rk3399-power-controllerm+äpower-domain@34÷"áÝ�nmpower-domain@33÷!Üå�opmpower-domain@31÷ëê�qmpower-domain@32÷  í쟞�rsmpower-domain@35÷#Ð�tmpower-domain@25÷lmpower-domain@23÷ð�umpower-domain@22÷Õf�vmpower-domain@27÷ÎL�wmpower-domain@28÷î�xmpower-domain@8÷~}mpower-domain@9÷ €mpower-domain@24÷ô�yzmpower-domain@15÷m+power-domain@21÷Þçr�{mpower-domain@19÷åß�|}mpower-domain@20÷æà�~mpower-domain@16÷m+power-domain@17÷ÙÙ�€�mpower-domain@18÷ÛÛ�‚msyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd÷ÿ2äio-domains&rockchip,rk3399-pmu-io-voltage-domain§okayˆƒspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ5„„›spiclkapb_pclk®< default…†‡ˆ+ §disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿ7„„"›baudclkapb_pclk®f' default‰ §disabledi2c@ff3c0000rockchip,rk3399-i2c÷ÿ<b„ \ ë„ „ ›i2cpclk®9 defaultŠ+§okayЀî regulator@40silergy,syr827÷@— default‹´ÈÚ ß4òã` vdd_cpu_b è .Läregulator-state-mem 9regulator@41silergy,syr828÷A— defaultŒ´ÈÚ ß4òã` vdd_gpu è .LäÂregulator-state-mem 9pmic@1brockchip,rk808÷àxin32krtc_clko_wifió �® default Ž�� R s �L �L ™L ¥L ±L ½L ÉL ÕL áL îL ûLƒäGregulatorsDCDC_REG1´ÈÚ q°ò™p vdd_center qregulator-state-mem 9DCDC_REG2´ÈÚ q°ò™p vdd_cpu_l qä regulator-state-mem 9DCDC_REG3´È vcc_ddrregulator-state-mem DCDC_REG4´ÈÚw@òw@ vcc_1v8äMregulator-state-mem  w@LDO_REG1´ÈÚw@òw@ vcc1v8_camregulator-state-mem 9LDO_REG2´ÈÚ-ÆÀò-ÆÀ vcc3v0_touchregulator-state-mem 9LDO_REG3´ÈÚw@òw@ vcc1v8_pmupllregulator-state-mem  w@LDO_REG4´ÈÚw@ò2Z  vcc_sdioä0regulator-state-mem  -ÆÀLDO_REG5´ÈÚ-ÆÀò-ÆÀ vcca3v0_codecregulator-state-mem 9LDO_REG6´ÈÚã`òã` vcc_1v5regulator-state-mem  ã`LDO_REG7´ÈÚw@òw@ vcca1v8_codecäœregulator-state-mem 9LDO_REG8´ÈÚ-ÆÀò-ÆÀ vcc_3v0äƒregulator-state-mem  -ÆÀSWITCH_REG1´È vcc3v3_s3ä$regulator-state-mem 9SWITCH_REG2´È vcc3v3_s0regulator-state-mem 9i2c@ff3d0000rockchip,rk3399-i2c÷ÿ=b„ \ ë„ „ ›i2cpclk®8 default‘+§okayЀî typec-portc@22 fcs,fusb302÷" �® default’ <“i2c@ff3e0000rockchip,rk3399-i2c÷ÿ>b„ \ ë„ „ ›i2cpclk®: default”+ §disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB H default•„§okaypwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB H default–„§okaypwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB  H active—„§okaypwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB0 H default˜„ §disableddfi@ff630000÷ÿc@rockchip,rk3399-dfi®ƒy ›pclk_ddr_monävideo-codec@ff650000rockchip,rk3399-vpu÷ÿe ®rq 1vepuvdpuëê ›aclkhclk S™%iommu@ff650800rockchip,iommu÷ÿe@®sëê ›aclkiface Z%ä™video-codec@ff660000rockchip,rk3399-vdec÷ÿf€®t í쟞›axiahbcabaccore Sš% iommu@ff660480rockchip,iommu ÷ÿf€@ÿfÀ@®uíì ›aclkiface%  Zäšiommu@ff670800rockchip,iommu÷ÿg@®*áÝ ›aclkiface Z §disabledrga@ff680000rockchip,rk3399-rga÷ÿh®7Üåm›aclkhclksclk�jgi –coreaxiahb%!efuse@ff690000rockchip,rk3399-efuse÷ÿi€+} ›pclk_efusecpu-id@7÷cpu-leakage@17÷gpu-leakage@18÷center-leakage@19÷cpu-leakage@1a÷logic-leakage@1b÷wafer-info@1c÷dma-controller@ff6d0000arm,pl330arm,primecell÷ÿm@ ® g rÓ ›apb_pclkäbdma-controller@ff6e0000arm,pl330arm,primecell÷ÿn@ ® g rÔ ›apb_pclkäQclock-controller@ff750000rockchip,rk3399-pmucru÷ÿu››xin24m3ó ‰b„\(Jñä„clock-controller@ff760000rockchip,rk3399-cru÷ÿv››xin24m3ó ‰ˆbÀÀ@ÂÁBÉÂCãÞxíD\#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂׄäsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd÷ÿw+äio-domains"rockchip,rk3399-io-voltage-domain§okay –M £œ °0 ½ƒmipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0w¥o›dphy-refdphy-cfggrf% Í §disabledä±usb2phy@e450rockchip,rk3399-usb2phy÷äP{›phyclkóàclk_usbphy0_480m§okayä2host-port Í® 1linestate§okay“�ä3otg-port Í0®ghj1otg-bvalidotg-idlinestate§okayä6usb2phy@e460rockchip,rk3399-usb2phy÷ä`|›phyclkóàclk_usbphy1_480m§okayä4host-port Í® 1linestate§okay“žä5otg-port Í0®lmo1otg-bvalidotg-idlinestate§okayä8phy@f780rockchip,rk3399-emmc-phy÷÷€$Ÿ›emmcclk Ø2 ͧokay ìä1pcie-phyrockchip,rk3399-pcie-phyŠ›refclk Í�‡–phy§okayK§\õábŠäphy@ff7c0000rockchip,rk3399-typec-phy÷ÿ|~}›tcpdcoretcpdphy-refb~\úð€%�•”L–uphyuphy-pipeuphy-tcphy3§okaydp-port Íä:usb3-port Íä7phy@ff800000rockchip,rk3399-typec-phy÷ÿ€€›tcpdcoretcpdphy-refb€\úð€% ��œM–uphyuphy-pipeuphy-tcphy3§okaydp-port Íä;usb3-port Íä9watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt÷ÿ„€|®xrktimer@ff850000rockchip,rk3399-timer÷ÿ…®QhZ ›pclktimerspdif@ff870000rockchip,rk3399-spdif÷ÿ‡®BŒb‘tx ›mclkhclkU× default %Œ §disabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿˆ3®'Œbb‘txrx›i2s_clki2s_hclkVÔ bclk_onbclk_off¡¢%Œ §disabledi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿ‰®(Œbb‘txrx›i2s_clki2s_hclkWÕ default£%Œ §disabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿŠ®)Œbb‘txrx›i2s_clki2s_hclkXÖ%Œ§okayä´vop@ff8f0000rockchip,rk3399-vop-lit ÷ÿ� ÿ� ®wbÛÛ\ׄõáÛµÛ›aclk_vopdclk_vophclk_vop S¤%� –axiahbdclk§okayport+äendpoint@0÷�¥ä»endpoint@1÷�¦äÀendpoint@2÷�§ä¹endpoint@3÷�¨ä½endpoint@4÷�©ä=iommu@ff8f3f00rockchip,iommu÷ÿ�?®wÛÛ ›aclkiface% Z§okayä¤vop@ff900000rockchip,rk3399-vop-big ÷ÿ� ÿ� ®vbÙÙ\ׄõáÙ´Ù›aclk_vopdclk_vophclk_vop Sª%� –axiahbdclk§okayport+äendpoint@0÷�«ä¿endpoint@1÷�¬äºendpoint@2÷�­ä¸endpoint@3÷�®ä¼endpoint@4÷�¯ä<iommu@ff903f00rockchip,iommu÷ÿ�?®vÙÙ ›aclkiface% Z§okayäªisp0@ff910000rockchip,rk3399-cif-isp÷ÿ‘@®+néã›ispaclkhclk S°y±~dphy% §disabledports+port@0÷+iommu@ff914000rockchip,iommu ÷ÿ‘@ÿ‘P®+éã ›aclkiface Z% ä°isp1@ff920000rockchip,rk3399-cif-isp÷ÿ’@®,oêä›ispaclkhclk S²y³~dphy% §disabledports+port@0÷+iommu@ff924000rockchip,iommu ÷ÿ’@ÿ’P®,êä ›aclkiface Z% ä²hdmi-soundsimple-audio-card 'i2s @ Zhdmi-sound§okaysimple-audio-card,cpu q´simple-audio-card,codec qµhdmi@ff940000rockchip,rk3399-dw-hdmi÷ÿ”'®(tqpo›iahbisfrcecgrfref%3Œ§okay {¶ default·äµports+port@0÷+endpoint@0÷�¸ä­endpoint@1÷�¹ä§port@1÷dsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€®- ¢p£o›refpclkphy_cfggrf%�û–apb3+ §disabledports+port@0÷+endpoint@0÷�ºä¬endpoint@1÷�»ä¥port@1÷dsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€€®. ¢q¤o›refpclkphy_cfggrf%�ü–apb3+ Í §disabledä³ports+port@0÷+endpoint@0÷�¼ä®endpoint@1÷�½ä¨port@1÷dp@ff970000rockchip,rk3399-edp÷ÿ—€® jlo ›dppclkgrf default¾%�–dp3 §disabledports+port@0÷+endpoint@0÷�¿ä«endpoint@1÷�Àä¦port@1÷gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860÷ÿš0® 1jobmmugpuÐ#2 P%#§okayÅÁ ‡Âäkpinctrlrockchip,rk3399-pinctrl3+ˆgpio@ff720000rockchip,gpio-bank÷ÿr„® “ £Ì ä*gpio@ff730000rockchip,gpio-bank÷ÿs„® “ £Ì ä�gpio@ff780000rockchip,gpio-bank÷ÿxP® “ £Ì äHgpio@ff788000rockchip,gpio-bank÷ÿx€Q® “ £Ì ä%gpio@ff790000rockchip,gpio-bank÷ÿyR® “ £Ì pcfg-pull-up ¯äÅpcfg-pull-down ¼äÇpcfg-pull-none ËäÃpcfg-pull-none-12ma Ë Ø äÆpcfg-pull-none-13ma Ë Ø äÄpcfg-pull-none-18ma Ë Øpcfg-pull-none-20ma Ë Øpcfg-pull-up-2ma ¯ Øpcfg-pull-up-8ma ¯ Øpcfg-pull-up-18ma ¯ Øpcfg-pull-up-20ma ¯ Øpcfg-pull-down-4ma ¼ Øpcfg-pull-down-8ma ¼ Øpcfg-pull-down-12ma ¼ Ø pcfg-pull-down-18ma ¼ Øpcfg-pull-down-20ma ¼ Øpcfg-output-high çpcfg-output-low ópcfg-input-enable þpcfg-input-pull-up þ ¯pcfg-input-pull-down þ ¼clockclk-32k Ãä�cifcif-clkin  Ãcif-clkouta  Ãedpedp-hpd Ãä¾gmacrgmii-pinsð ÄÃ Ã Ä Ã ÃÃÃÃÄÄÃÃÄÄä rmii-pins   Ã Ä Ã Ã ÃÃÃÃÄÄphy-intb  Åä!phy-rstb Ãä"i2c0i2c0-xfer ÃÃäŠi2c1i2c1-xfer ÃÃä>i2c2i2c2-xfer ÆÆä?i2c3i2c3-xfer ÃÃä@i2c4i2c4-xfer  à Ãä‘i2c5i2c5-xfer  à ÃäAi2c6i2c6-xfer  à ÃäBi2c7i2c7-xfer ÃÃäCi2c8i2c8-xfer ÃÃä”i2s0i2s0-2ch-bus` ÃÃÃÃÃÃi2s0-2ch-bus-bclk-off` ÃÃÃÃÃÃi2s0-8ch-bus� ÃÃÃÃÃÃÃÃÃä¡i2s0-8ch-bus-bclk-off� ÃÃÃÃÃÃÃÃÃä¢i2s1i2s1-2ch-busP ÃÃÃÃÃä£i2s1-2ch-bus-bclk-offP ÃÃÃÃÃsdio0sdio0-bus1 Åsdio0-bus4@ ÅÅÅÅä'sdio0-cmd Åä(sdio0-clk Ãä)sdio0-cd Åsdio0-pwr Åsdio0-bkpwr Åsdio0-wp Åsdio0-int Åsdmmcsdmmc-bus1 Åsdmmc-bus4@ Å Å Å Åä+sdmmc-clk  Ãä,sdmmc-cmd  Åä-sdmmc-cd Åsdmmc-wp Åsdmmc0-det-l Åä.sdmmc0-pwr-h ÃäÊsuspendap-pwroff Ãä�ddrio-pwroff Ãspdifspdif-bus Ãä spdif-bus-1 Ãspi0spi0-clk ÅäRspi0-cs0 ÅäUspi0-cs1 Åspi0-tx ÅäSspi0-rx ÅäTspi1spi1-clk  ÅäVspi1-cs0  ÅäYspi1-rx ÅäXspi1-tx ÅäWspi2spi2-clk  ÅäZspi2-cs0  Åä]spi2-rx  Åä\spi2-tx  Åä[spi3spi3-clk Åä…spi3-cs0 Åäˆspi3-rx Åä‡spi3-tx Åä†spi4spi4-clk Åä^spi4-cs0 Åäaspi4-rx Åä`spi4-tx Åä_spi5spi5-clk Åäcspi5-cs0 Åäfspi5-rx Åäespi5-tx Åädtestclktest-clkout0 Ãtest-clkout1 Ãtest-clkout2 Ãtsadcotp-pin Ãälotp-out Ãämuart0uart0-xfer ÅÃäDuart0-cts ÃäFuart0-rts ÃäEuart1uart1-xfer  Å ÃäNuart2auart2a-xfer Å Ãuart2buart2b-xfer ÅÃuart2cuart2c-xfer ÅÃäOuart3uart3-xfer ÅÃäPuart3-cts Ãuart3-rts Ãuart4uart4-xfer ÅÃä‰uarthdcpuarthdcp-xfer ÅÃpwm0pwm0-pin Ãä•pwm0-pin-pull-down Çvop0-pwm-pin Ãvop1-pwm-pin Ãpwm1pwm1-pin Ãä–pwm1-pin-pull-down Çpwm2pwm2-pin Ãpwm2-pin-pull-down Çä—pwm3apwm3a-pin Ãä˜pwm3bpwm3b-pin Ãhdmihdmi-i2c-xfer ÃÃhdmi-cec Ãä·pciepci-clkreqn-cpm Ãpci-clkreqnb-cpm Ãäfusb30xfusb0-int Åä’gpio-ledsstatus-led-pin ÃäÍpmiccpu-b-sleep Çä‹gpu-sleep ÇäŒpmic-int-l ÅäŽrockchip-keypower-key ÅäÌsdiobt-host-wake-l ÃäJbt-reg-on-h ÃäIbt-wake-l ÃäKwifi-reg_on-h ÃäÎopp-table-0operating-points-v2 ä opp00 $Q– + –¨ –¨Ð 9œ@opp01 $#ÃF + –¨ –¨Ðopp02 $0£, + øP øPÐopp03 $<Ü +HHÐopp04 $G†Œ +B@B@Ðopp05 $Tfr +*ˆ*ˆÐopp-table-1operating-points-v2 äopp00 $Q– + –¨ –¨Ð 9œ@opp01 $#ÃF + –¨ –¨Ðopp02 $0£, + –¨ –¨Ðopp03 $<Ü + Yø YøÐopp04 $G†Œ +~ð~ðÐopp05 $Tfr +£è£èÐopp06 $_Ø" +ÈàÈàÐopp07 $kIÒ +O€O€Ðopp-table-2operating-points-v2äÁopp00 $ ë + –¨ –¨Œ0opp01 $³Ü@ + –¨ –¨Œ0opp02 $ׄ + –¨ –¨Œ0opp03 $Íe + Yø YøŒ0opp04 $#ÃF +HHŒ0opp05 $/¯ +ÈàÈàŒ0chosen Jserial2:1500000n8external-gmac-clock fixed-clockÐsY@ àclkin_gmacóävcc3v3-sysregulator-fixed´ÈÚ2Z ò2Z  vcc3v3_sys .ÈäLvcc5v0-sysregulator-fixed´ÈÚLK@òLK@ vcc5v0_sys .ÉäÏvcc1v8-s3regulator-fixed´ÈÚw@òw@ vcc1v8_s3 .MäËvcc3v0-sdregulator-fixed V i* defaultÊ´Ú-ÆÀò-ÆÀ vcc3v0_sd .Lä/vcca0v9-s3regulator-fixedÚ » ò »  vcca0v9_s3 .Ëävcca1v8-s3regulator-fixedÚw@òw@ vcca1v8_s3 .Ëävbus-typecregulator-fixedÚLK@òLK@ vbus_typec´ .Éä“gpio-keys gpio-keys n defaultÌkey-power yd Ø* ‹GPIO Key Power ‘t sgpio-leds gpio-leds defaultÍled-0 Ø*  ‹status_led œheartbeatsdio-pwrseqmmc-pwrseq-simpleG ›ext_clock defaultÎ Ò* ä&vdd-5vregulator-fixed vdd_5v´ÈäÉvcc5v0-coreregulator-fixed vcc5v0_core´È .ÉäÈvcc5v0-usb1regulator-fixed vcc5v0_usb1´È .Ïä�vcc5v0-usb2regulator-fixed vcc5v0_usb2´È .Ïäž compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4spi0spi1spi2spi3spi4spi5ethernet0mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandleduration-usexit-latency-uscache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesnum-lanesvpcie0v9-supplyvpcie1v8-supplyinterrupt-controllermax-functionsrockchip,max-outbound-regionspinctrl-namespinctrl-0power-domainsrockchip,grfsnps,txpblassigned-clock-parentsassigned-clocksclock_in_outphy-handlephy-modephy-supplytx_delayrx_delayreset-assert-usreset-deassert-usreset-gpiosmax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wpvmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs200-1_8vdr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supplydmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyfcs,suspend-voltage-selectorregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-ramp-delayvin-supplyregulator-off-in-suspendrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-on-in-suspendregulator-suspend-microvoltvbus-supply#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,enable-strobe-pulldownrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathenable-active-highgpioautorepeatdebounce-intervallabellinux,codelinux,default-trigger