Ð þíkÌ8e(ÌdÈ.rockchip,px5-evbrockchip,px5rockchip,rk3368 +7Rockchip PX5 EVBaliases=/pinctrl/gpio@ff750000C/pinctrl/gpio@ff780000I/pinctrl/gpio@ff790000O/pinctrl/gpio@ff7a0000U/i2c@ff650000Z/i2c@ff660000_/i2c@ff140000d/i2c@ff150000i/i2c@ff160000n/i2c@ff170000s/serial@ff180000{/serial@ff190000ƒ/serial@ff690000‹/serial@ff1b0000“/serial@ff1c0000›/spi@ff110000 /spi@ff120000¥/spi@ff130000ª/mmc@ff0c0000¯/mmc@ff0f0000cpus+cpu-mapcluster0core0´core1´core2´core3´cluster1core0´core1´core2´core3´ cpu@0¸cpuarm,cortex-a53ÄÈpsciÖåcpu@1¸cpuarm,cortex-a53ÄÈpsciÖåcpu@2¸cpuarm,cortex-a53ÄÈpsciÖåcpu@3¸cpuarm,cortex-a53ÄÈpsciÖå cpu@100¸cpuarm,cortex-a53ÄÈpsciÖåcpu@101¸cpuarm,cortex-a53ÄÈpsciÖåcpu@102¸cpuarm,cortex-a53ÄÈpsciÖåcpu@103¸cpuarm,cortex-a53ÄÈpsciÖåarm-pmuarm,cortex-a53-pmu`ípqrstuvw ø psci arm,psci-0.2Ïsmctimerarm,armv8-timer0í ÿÿ ÿ ÿoscillator fixed-clock n6xin24m.åFmmc@ff0c00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÄÿ @;ðÑ€ I È D r vPbiuciuciu-driveciu-sample\ í g €nresetzokay�‹�®ÈÀÈÕâdefaultð úZ$mmc@ff0d00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÄÿ @;ðÑ€ I É E s wPbiuciuciu-driveciu-sample\ í!g �nreset zdisabledmmc@ff0f00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÄÿ@;ðÑ€ I Ë G u yPbiuciuciu-driveciu-sample\ í#g ƒnresetzokay�‹ ðÑ€1À@Fâdefault ð$saradc@ff100000rockchip,saradcÄÿ í$TI I [Psaradcapb_pclkg W nsaradc-apb zdisabledspi@ff110000(rockchip,rk3368-spirockchip,rk3066-spiÄÿI A RPspiclkapb_pclk í,âdefaultð+ zdisabledspi@ff120000(rockchip,rk3368-spirockchip,rk3066-spiÄÿI B SPspiclkapb_pclk í-âdefaultð+ zdisabledspi@ff130000(rockchip,rk3368-spirockchip,rk3066-spiÄÿI C TPspiclkapb_pclk í)âdefaultð !+ zdisabledi2c@ff140000(rockchip,rk3368-i2crockchip,rk3288-i2cÄÿ í>+Pi2cI Nâdefaultð"zokaytouchscreen@40silead,gsl1680Ä@ #í f#r …˜i2c@ff150000(rockchip,rk3368-i2crockchip,rk3288-i2cÄÿ í?+Pi2cI Oâdefaultð$ zdisabledi2c@ff160000(rockchip,rk3368-i2crockchip,rk3288-i2cÄÿ í@+Pi2cI Pâdefaultð% zdisabledi2c@ff170000(rockchip,rk3368-i2crockchip,rk3288-i2cÄÿ íA+Pi2cI Qâdefaultð& zdisabledserial@ff180000&rockchip,rk3368-uartsnps,dw-apb-uartÄÿ n6I M UPbaudclkapb_pclk í7«µ zdisabledserial@ff190000&rockchip,rk3368-uartsnps,dw-apb-uartÄÿ n6I N VPbaudclkapb_pclk í8«µ zdisabledserial@ff1b0000&rockchip,rk3368-uartsnps,dw-apb-uartÄÿ n6I P XPbaudclkapb_pclk í:«µ zdisabledserial@ff1c0000&rockchip,rk3368-uartsnps,dw-apb-uartÄÿ n6I Q YPbaudclkapb_pclk í;«µzokaydma-controller@ff250000arm,pl330arm,primecellÄÿ%@íÂÍèI à Papb_pclkthermal-zonescpu-thermalÿdˆ#'tripscpu_alert03$ø?пpassiveå(cpu_alert138€?пpassiveå)cpu_crit3s?Ð ¿criticalcooling-mapsmap0J(0Oÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1J)0Oÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermalÿdˆ#'tripsgpu_alert038€?пpassiveå*gpu_crit3Á8?Ð ¿criticalcooling-mapsmap0J*0Oÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3368-tsadcÄÿ( í%I H ZPtsadcapb_pclkg Ÿ ntsadc-apbâinitdefaultsleepð+^,h+rˆszokayŸ¶å'ethernet@ff290000rockchip,rk3368-gmacÄÿ) íÑmacirqá-8I  f g c € Å ]MPstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac zdisabledusb@ff500000 generic-ehciÄÿP íI Âzokayusb@ff5800002rockchip,rk3368-usbrockchip,rk3066-usbsnps,dwc2ÄÿX íI ÁPotgîotgö€€@@ zokaydma-controller@ff600000arm,pl330arm,primecellÄÿ`@íÂÍèI  Papb_pclkåGi2c@ff650000(rockchip,rk3368-i2crockchip,rk3288-i2cÄÿeI LPi2c í<âdefaultð.+zokaypmic@1brockchip,rk808Ä /íâdefaultð01&G2S2_2k2w2ƒ2�›2§2´2Áxin32krk808-clkout2.regulatorsDCDC_REG1Îâô ®` ã`$vdd_cpuDCDC_REG2Îâô ®` ã`$vdd_logDCDC_REG3Îâ$vcc_ddrDCDC_REG4Îâô2Z  2Z $vcc_ioåLDO_REG1Îâôw@ w@ $vcc18_flashåLDO_REG2Îâô2Z  2Z $vcca_33LDO_REG3ÎâôB@ B@$vdd_10LDO_REG4ô2Z  2Z $avdd_33LDO_REG5Îâôw@ 2Z  $vccio_sdåLDO_REG6ÎâôB@ B@ $vdd10_lcdLDO_REG7Îâôw@ w@$vcc_18LDO_REG8Îâôw@ w@ $vcc18_lcdSWITCH_REG1$vcc_sdåSWITCH_REG2Îâ $vcc33_lcdi2c@ff660000(rockchip,rk3368-i2crockchip,rk3288-i2cÄÿf í=+Pi2cI Mâdefaultð3zokayaccelerometer@18 bosch,bma250Ä 4ípwm@ff680000(rockchip,rk3368-pwmrockchip,rk3288-pwmÄÿh3âdefaultð5I _ zdisabledpwm@ff680010(rockchip,rk3368-pwmrockchip,rk3288-pwmÄÿh3âdefaultð6I _ zdisabledpwm@ff680020(rockchip,rk3368-pwmrockchip,rk3288-pwmÄÿh 3I _ zdisabledpwm@ff680030(rockchip,rk3368-pwmrockchip,rk3288-pwmÄÿh03âdefaultð7I _ zdisabledserial@ff690000&rockchip,rk3368-uartsnps,dw-apb-uartÄÿiI O WPbaudclkapb_pclk í9âdefaultð8«µ zdisabledmbox@ff6b0000rockchip,rk3368-mailboxÄÿk0í’“”•I E Ppclk_mailbox> zdisabledpower-management@ff730000&rockchip,rk3368-pmusysconsimple-mfdÄÿspower-controller!rockchip,rk3368-power-controllerJ+åJpower-domain@12Ä ðI Ê Í Ì È Æ Ç ¾ Ô Õ Ö Ù Ñ Û c h g n o r s f d d h i l k j n m$^9:;<=>?@AJpower-domain@14Ä I Ð Ü o p ^BCDJpower-domain@16ÄI Á À @^EJsyscon@ff738000)rockchip,rk3368-pmugrfsysconsimple-mfdÄÿs€åKio-domains&rockchip,rk3368-pmu-io-voltage-domain zdisabledreboot-modesyscon-reboot-modeelRBÃxRBÆRBà –RBÃclock-controller@ff760000rockchip,rk3368-cruÄÿvIFPxin24má-.¢å syscon@ff770000&rockchip,rk3368-grfsysconsimple-mfdÄÿwå-io-domains"rockchip,rk3368-io-voltage-domain zdisabledwatchdog@ff800000 rockchip,rk3368-wdtsnps,dw-wdtÄÿ€I p íOzokaytimer@ff810000,rockchip,rk3368-timerrockchip,rk3288-timerÄÿ�  íBI a U Ppclktimerspdif@ff880000rockchip,rk3368-spdifÄÿˆ í6I S Ð Pmclkhclk¯G´txâdefaultðH¾ zdisabledi2s-2ch@ff890000(rockchip,rk3368-i2srockchip,rk3066-i2sÄÿ‰ í(Pi2s_clki2s_hclkI T ίGG´txrx¾ zdisabledi2s-8ch@ff898000(rockchip,rk3368-i2srockchip,rk3066-i2sÄÿ‰€ í5Pi2s_clki2s_hclkI R ϯGG´txrxâdefaultðI¾ zdisablediommu@ff900800rockchip,iommuÄÿ� íI Ê Ô PaclkifaceÏJ Ý zdisablediommu@ff914000rockchip,iommu Äÿ‘@ÿ‘P íI Í Õ PaclkifaceÝÏJ ê zdisablediommu@ff930300rockchip,iommuÄÿ“ íI Æ Ñ PaclkifaceÏJ Ý zdisablediommu@ff9a0440rockchip,iommu Äÿš@@ÿš€@ í I Ð Ü PaclkifaceÝ zdisablediommu@ff9a0800rockchip,iommuÄÿší  I Ð Ü PaclkifaceÝ zdisabledqos@ffad0000rockchip,rk3368-qossysconÄÿ­ å9qos@ffad0080rockchip,rk3368-qossysconÄÿ­€ å:qos@ffad0100rockchip,rk3368-qossysconÄÿ­ å;qos@ffad0180rockchip,rk3368-qossysconÄÿ­€ å<qos@ffad0200rockchip,rk3368-qossysconÄÿ­ å=qos@ffad0280rockchip,rk3368-qossysconÄÿ­€ å>qos@ffad0300rockchip,rk3368-qossysconÄÿ­ å?qos@ffad0380rockchip,rk3368-qossysconÄÿ­€ å@qos@ffad0400rockchip,rk3368-qossysconÄÿ­ åAqos@ffae0000rockchip,rk3368-qossysconÄÿ® åBqos@ffae0100rockchip,rk3368-qossysconÄÿ® åCqos@ffae0180rockchip,rk3368-qossysconÄÿ®€ åDqos@ffaf0000rockchip,rk3368-qossysconÄÿ¯ åEefuse@ffb00000rockchip,rk3368-efuseÄÿ° +I q Ppclk_efusecpu-leakage@17Ätemp-adjust@1fÄinterrupt-controller@ffb71000 arm,gic-400@Äÿ·ÿ· ÿ·@ ÿ·`  í ÿåpinctrlrockchip,rk3368-pinctrlá-+K+8gpio@ff750000rockchip,gpio-bankÄÿuI @ íQ?Oå/gpio@ff780000rockchip,gpio-bankÄÿxI A íR?Ogpio@ff790000rockchip,gpio-bankÄÿyI B íS?Oå4gpio@ff7a0000rockchip,gpio-bankÄÿzI C íT?Oå#pcfg-pull-up[åMpcfg-pull-downhpcfg-pull-nonewåLpcfg-pull-none-12maw„ åNemmcemmc-clk“Låemmc-cmd“Måemmc-pwr“Memmc-bus1“Memmc-bus4@“MMMMemmc-bus8€“MMMMMMMMågmacrgmii-pinsð“LLLN N NNN NLLLLLLrmii-pins “LLLN N NLLLLi2c0i2c0-xfer “LLå.i2c1i2c1-xfer “LLå3i2c2i2c2-xfer “ LLå"i2c3i2c3-xfer “LLå$i2c4i2c4-xfer “LLå%i2c5i2c5-xfer “LLå&i2si2s-8ch-bus�“ L LLLLLLLLåIpwm0pwm0-pin“Lå5pwm1pwm1-pin“Lå6pwm3pwm3-pin“Lå7sdio0sdio0-bus1“Msdio0-bus4@“MMMMsdio0-cmd“Msdio0-clk“Lsdio0-cd“Msdio0-wp“Msdio0-pwr“Msdio0-bkpwr“Msdio0-int“Msdmmcsdmmc-clk“ Lå sdmmc-cmd“ Må sdmmc-cd“ Måsdmmc-bus1“Msdmmc-bus4@“MMMMå spdifspdif-tx“LåHspi0spi0-clk“Måspi0-cs0“Måspi0-cs1“Mspi0-tx“Måspi0-rx“Måspi1spi1-clk“Måspi1-cs0“Måspi1-cs1“Mspi1-rx“Måspi1-tx“Måspi2spi2-clk“ Måspi2-cs0“ Må!spi2-rx“ Må spi2-tx“ Måtsadcotp-pin“Lå+otp-out“Lå,uart0uart0-xfer “MLuart0-cts“Luart0-rts“Luart1uart1-xfer “MLuart1-cts“Luart1-rts“Luart2uart2-xfer “MLå8uart3uart3-xfer “MLuart3-cts“Luart3-rts“Luart4uart4-xfer “MLuart4-cts“Luart4-rts“Lkeyspwr-key“LåOpmicpmic-sleep“Lå1pmic-int“Må0chosen¡serial4:115200n8memory@0Ä@¸memorygpio-keys gpio-keysâdefaultðOkey-power l/ ­GPIO Power³t¾vcc-sys-regulatorregulator-fixed$vcc_sysôLK@ LK@Îâå2 compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1cpudevice_typeregenable-method#cooling-cellsphandleinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsmax-frequencyclocksclock-namesfifo-depthresetsreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delayno-sdiosd-uhs-sdr12sd-uhs-sdr25pinctrl-namespinctrl-0rockchip,default-sample-phasevmmc-supplyvqmmc-supplymmc-hs200-1_8vno-sdnon-removable#io-channel-cellspower-gpiostouchscreen-size-xtouchscreen-size-ysilead,max-fingersreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-name#pwm-cells#mbox-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsdmasdma-names#sound-dai-cellspower-domains#iommu-cellsrockchip,disable-mmu-resetinterrupt-controller#interrupt-cellsrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsstdout-pathlabellinux,codewakeup-source