Ð þíƒ\8y€( ÜyHneardi,lba3368rockchip,rk3368 +7Neardi LBA3368aliases=/pinctrl/gpio@ff750000C/pinctrl/gpio@ff780000I/pinctrl/gpio@ff790000O/pinctrl/gpio@ff7a0000U/i2c@ff650000Z/i2c@ff660000_/i2c@ff140000d/i2c@ff150000i/i2c@ff160000n/i2c@ff170000s/serial@ff180000{/serial@ff190000ƒ/serial@ff690000‹/serial@ff1b0000“/serial@ff1c0000›/spi@ff110000 /spi@ff120000¥/spi@ff130000ª/ethernet@ff290000´/mmc@ff0f0000¹/mmc@ff0c0000¾/mmc@ff0d0000Ã/i2c@ff660000/rtc@51È/i2c@ff650000/pmic@1bcpus+cpu-mapcluster0core0Ícore1Ícore2Ícore3Ícluster1core0Ícore1Ícore2Ícore3Í cpu@0Ñcpuarm,cortex-a53Ýápsciïþ  cpu@1Ñcpuarm,cortex-a53Ýápsciïþ  cpu@2Ñcpuarm,cortex-a53Ýápsciïþ  cpu@3Ñcpuarm,cortex-a53Ýápsciïþ  cpu@100Ñcpuarm,cortex-a53Ýápsciïþ  cpu@101Ñcpuarm,cortex-a53Ýápsciïþ  cpu@102Ñcpuarm,cortex-a53Ýápsciïþ  cpu@103Ñcpuarm,cortex-a53Ýápsciïþ  arm-pmuarm,cortex-a53-pmu`pqrstuvw  psci arm,psci-0.2èsmctimerarm,armv8-timer0 ÿÿ ÿ ÿoscillator fixed-clock/n6?xin24mR ^mmc@ff0c00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÝÿ @_ðÑ€ m È D r vtbiuciuciu-driveciu-sample€  ‹ €’resetžokay¥¯ » ÈdefaultÖàñü %2mmc@ff0d00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÝÿ @_ðÑ€ m É E s wtbiuciuciu-driveciu-sample€ !‹ �’resetžokay¥@¯»K E[ Èdefault Öàrü…2+wifi@1%brcm,bcm43455-fmacbrcm,bcm4329-fmacÝ “ §host-wakeÈdefaultÖmmc@ff0f00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÝÿ@_ðÑ€ m Ë G u ytbiuciuciu-driveciu-sample€ #‹ ƒ’resetžokay¥¯»Èdefault Ö·…Ésaradc@ff100000rockchip,saradcÝÿ $Øm I [tsaradcapb_pclk‹ W ’saradc-apbžokayê ispi@ff110000(rockchip,rk3368-spirockchip,rk3066-spiÝÿm A Rtspiclkapb_pclk ,ÈdefaultÖ !+ ždisabledspi@ff120000(rockchip,rk3368-spirockchip,rk3066-spiÝÿm B Stspiclkapb_pclk -ÈdefaultÖ"#$%+ ždisabledspi@ff130000(rockchip,rk3368-spirockchip,rk3066-spiÝÿm C Ttspiclkapb_pclk )ÈdefaultÖ&'()+ ždisabledi2c@ff140000(rockchip,rk3368-i2crockchip,rk3288-i2cÝÿ >+ti2cm NÈdefaultÖ* ždisabledi2c@ff150000(rockchip,rk3368-i2crockchip,rk3288-i2cÝÿ ?+ti2cm OÈdefaultÖ+ ždisabledi2c@ff160000(rockchip,rk3368-i2crockchip,rk3288-i2cÝÿ @+ti2cm PÈdefaultÖ, ždisabledi2c@ff170000(rockchip,rk3368-i2crockchip,rk3288-i2cÝÿ A+ti2cm QÈdefaultÖ- ždisabledserial@ff180000&rockchip,rk3368-uartsnps,dw-apb-uartÝÿ/n6m M Utbaudclkapb_pclk 7öžokayÈdefault Ö./0 bluetoothbrcm,bcm4345c5 “ §host-wakeupm1tlpo  1@äáÀJVÈdefault Ö234serial@ff190000&rockchip,rk3368-uartsnps,dw-apb-uartÝÿ/n6m N Vtbaudclkapb_pclk 8öžokayÈdefaultÖ5serial@ff1b0000&rockchip,rk3368-uartsnps,dw-apb-uartÝÿ/n6m P Xtbaudclkapb_pclk :ö ždisabledserial@ff1c0000&rockchip,rk3368-uartsnps,dw-apb-uartÝÿ/n6m Q Ytbaudclkapb_pclk ;öžokayÈdefaultÖ6dma-controller@ff250000arm,pl330arm,primecellÝÿ%@cn‰m à tapb_pclkthermal-zonescpu-thermal d¶ˆÄ7tripscpu_alert0Ô$øàÐØpassive 8cpu_alert1Ô8€àÐØpassive 9cpu_critÔsàÐ Øcriticalcooling-mapsmap0ë80ðÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1ë90ðÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal d¶ˆÄ7tripsgpu_alert0Ô8€àÐØpassive :gpu_critÔÁ8àÐ Øcriticalcooling-mapsmap0ë:0ðÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3368-tsadcÝÿ( %m H Zttsadcapb_pclk‹ Ÿ ’tsadc-apbÈinitdefaultsleepÖ;ÿ< ;)sžokay@W 7ethernet@ff290000rockchip,rk3368-gmacÝÿ) §macirqr=8m  f g c € Å ]Mtstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macžokayinputŒ>—rmii ?K [@ÈdefaultÖAmdiosnps,dwmac-mdio+ethernet-phy@1ethernet-phy-ieee802.3-c22Ý@d«'»B@ Í ÈdefaultÖB >usb@ff500000 generic-ehciÝÿP m žokay+hub@1 usb5e3,610ÝÙCusb@ff5800002rockchip,rk3368-usbrockchip,rk3066-usbsnps,dwc2ÝÿX m Átotgäotgìþ €€@@ žokayD(6Edma-controller@ff600000arm,pl330arm,primecellÝÿ`@cn‰m  tapb_pclk `i2c@ff650000(rockchip,rk3368-i2crockchip,rk3288-i2cÝÿem Lti2c <ÈdefaultÖF+žokaypmic@1brockchip,rk808Ý “G?rk808-clkout1xin32k_wifi_btDHPH\HhHtH€HŒ˜H¤H±H¾ÈdefaultÖIJËãR 1regulatorsDCDC_REG1ñvdd_cpu ®`™p0D regulator-state-memVDCDC_REG2ñvdd_logÈàã`oq0Dregulator-state-mem„B@ DCDC_REG3ñvcc_ddr0Dregulator-state-mem DCDC_REG4ñvcc_io2Z 2Z 0D regulator-state-mem„2Z  LDO_REG1ñvcca1v8_codecw@w@0 _regulator-state-memVLDO_REG2ñvcca3v0_codec-ÆÀ-ÆÀ0regulator-state-memVLDO_REG3ñvdd_10B@B@0D qregulator-state-mem„B@ LDO_REG4 ñvdd1v8_wlw@w@ regulator-state-memVLDO_REG5 ñvccio_sdw@2Z  regulator-state-memVLDO_REG6 ñvdd10_lcdB@B@regulator-state-memVLDO_REG7ñvcc_18w@w@ regulator-state-mem„w@ LDO_REG8 ñvcc18_lcdw@w@regulator-state-memVSWITCH_REG1ñvcc_tpregulator-state-mem SWITCH_REG2ñvcc_sd regulator-state-memVi2c@ff660000(rockchip,rk3368-i2crockchip,rk3288-i2cÝÿf =+ti2cm MÈdefaultÖKžokaycodec@1crealtek,rt5640Ým qtmclk¸ÏæÿportendpointL crtc@51haoyu,hym8563ÝQ?xin32kRpwm@ff680000(rockchip,rk3368-pwmrockchip,rk3288-pwmÝÿh ÈdefaultÖMm _ ždisabledpwm@ff680010(rockchip,rk3368-pwmrockchip,rk3288-pwmÝÿh ÈdefaultÖNm _ ždisabledpwm@ff680020(rockchip,rk3368-pwmrockchip,rk3288-pwmÝÿh  m _ ždisabledpwm@ff680030(rockchip,rk3368-pwmrockchip,rk3288-pwmÝÿh0 ÈdefaultÖOm _ ždisabledserial@ff690000&rockchip,rk3368-uartsnps,dw-apb-uartÝÿim O Wtbaudclkapb_pclk 9ÈdefaultÖPö ždisabledmbox@ff6b0000rockchip,rk3368-mailboxÝÿk0’“”•m E tpclk_mailbox+ ždisabledpower-management@ff730000&rockchip,rk3368-pmusysconsimple-mfdÝÿspower-controller!rockchip,rk3368-power-controller7+ dpower-domain@12Ý ðm Ê Í Ì È Æ Ç ¾ Ô Õ Ö Ù Ñ Û c h g n o r s f d d h i l k j n m$KQRSTUVWXY7power-domain@14Ý m Ð Ü o p KZ[\7power-domain@16Ým Á À @K]7syscon@ff738000)rockchip,rk3368-pmugrfsysconsimple-mfdÝÿs€ eio-domains&rockchip,rk3368-pmu-io-voltage-domainžokayR]reboot-modesyscon-reboot-modehoRBÃ{RBÉRBà ™RBÃclock-controller@ff760000rockchip,rk3368-cruÝÿvm^txin24mr=R¥ syscon@ff770000&rockchip,rk3368-grfsysconsimple-mfdÝÿw =io-domains"rockchip,rk3368-io-voltage-domainžokay²_¿ÊØèö watchdog@ff800000 rockchip,rk3368-wdtsnps,dw-wdtÝÿ€m p Ožokaytimer@ff810000,rockchip,rk3368-timerrockchip,rk3288-timerÝÿ�  Bm a U tpclktimerspdif@ff880000rockchip,rk3368-spdifÝÿˆ 6m S Ð tmclkhclk`txÈdefaultÖaÿ ždisabledi2s-2ch@ff890000(rockchip,rk3368-i2srockchip,rk3066-i2sÝÿ‰ (ti2s_clki2s_hclkm T Î``txrxÿ ždisabledi2s-8ch@ff898000(rockchip,rk3368-i2srockchip,rk3066-i2sÝÿ‰€ 5ti2s_clki2s_hclkm R Ï``txrxÈdefaultÖbÿžokayport jendpointi2s*c Liommu@ff900800rockchip,iommuÝÿ� m Ê Ô taclkiface2d @ ždisablediommu@ff914000rockchip,iommu Ýÿ‘@ÿ‘P m Í Õ taclkiface@2d M ždisablediommu@ff930300rockchip,iommuÝÿ“ m Æ Ñ taclkiface2d @ ždisablediommu@ff9a0440rockchip,iommu Ýÿš@@ÿš€@  m Ð Ü taclkiface@ ždisablediommu@ff9a0800rockchip,iommuÝÿš  m Ð Ü taclkiface@ ždisabledqos@ffad0000rockchip,rk3368-qossysconÝÿ­  Qqos@ffad0080rockchip,rk3368-qossysconÝÿ­€  Rqos@ffad0100rockchip,rk3368-qossysconÝÿ­  Sqos@ffad0180rockchip,rk3368-qossysconÝÿ­€  Tqos@ffad0200rockchip,rk3368-qossysconÝÿ­  Uqos@ffad0280rockchip,rk3368-qossysconÝÿ­€  Vqos@ffad0300rockchip,rk3368-qossysconÝÿ­  Wqos@ffad0380rockchip,rk3368-qossysconÝÿ­€  Xqos@ffad0400rockchip,rk3368-qossysconÝÿ­  Yqos@ffae0000rockchip,rk3368-qossysconÝÿ®  Zqos@ffae0100rockchip,rk3368-qossysconÝÿ®  [qos@ffae0180rockchip,rk3368-qossysconÝÿ®€  \qos@ffaf0000rockchip,rk3368-qossysconÝÿ¯  ]efuse@ffb00000rockchip,rk3368-efuseÝÿ° +m q tpclk_efusecpu-leakage@17Ýtemp-adjust@1fÝinterrupt-controller@ffb71000 arm,gic-400h}@Ýÿ·ÿ· ÿ·@ ÿ·`   ÿ pinctrlrockchip,rk3368-pinctrlr=Že+›gpio@ff750000rockchip,gpio-bankÝÿum @ Q¢²h} Ggpio@ff780000rockchip,gpio-bankÝÿxm A R¢²h}gpio@ff790000rockchip,gpio-bankÝÿym B S¢²h}gpio@ff7a0000rockchip,gpio-bankÝÿzm C T¢²h} pcfg-pull-up¾ gpcfg-pull-downËpcfg-pull-noneÚ fpcfg-pull-none-12maÚç  hemmcemmc-clköf emmc-cmdög emmc-pwrögemmc-bus1ögemmc-bus4@öggggemmc-bus8€ögggggggg gmacrgmii-pinsðöfffh h hhh hffffffrmii-pins öfffh h hffff Ai2c0i2c0-xfer öff Fi2c1i2c1-xfer öff Ki2c2i2c2-xfer ö ff *i2c3i2c3-xfer öff +i2c4i2c4-xfer öff ,i2c5i2c5-xfer öff -i2si2s-8ch-bus�ö f ffffffff bpwm0pwm0-pinöf Mpwm1pwm1-pinöf Npwm3pwm3-pinöf Osdio0sdio0-bus1ögsdio0-bus4@ögggg sdio0-cmdög sdio0-clköf sdio0-cdögsdio0-wpögsdio0-pwrögsdio0-bkpwrögsdio0-intögsdmmcsdmmc-clkö f sdmmc-cmdö g sdmmc-cdö g sdmmc-bus1ögsdmmc-bus4@ögggg spdifspdif-txöf aspi0spi0-clkög spi0-cs0ög !spi0-cs1ögspi0-txög spi0-rxög spi1spi1-clkög "spi1-cs0ög %spi1-cs1ögspi1-rxög $spi1-txög #spi2spi2-clkö g &spi2-cs0ö g )spi2-rxö g (spi2-txö g 'tsadcotp-pinöf ;otp-outöf <uart0uart0-xfer ögf .uart0-ctsöf /uart0-rtsöf 0uart1uart1-xfer ögf 5uart1-ctsöfuart1-rtsöfuart2uart2-xfer ögf Puart3uart3-xfer ögfuart3-ctsöfuart3-rtsöfuart4uart4-xfer ögf 6uart4-ctsöfuart4-rtsöfbluetoothbt-host-wakeöf 2bt-reg-onög 4bt-wakeöf 3ledspower-ledöf lphyphy-rstö f Bpmicpmic-intög Ipmic-sleepöf Jsdio-pwrseqwifi-reg-onöf msoundhp-detöf kusbhost-vbus-drvöf notg-vbus-drvöf owifiwifi-host-wakeöf chosen serial1:115200n8memory@0ÑmemoryÝ@adc-key adc-keys i buttons -d ;w@button-recovery URecovery [h fanalog-soundaudio-graph-card €j …G Ualc5640„ ‘Mic JackMICBIAS1IN1PMic JackHeadphone JackHPOLHeadphone JackHPORSpeakersSPORPSpeakersSPORNSpeakersSPOLPSpeakersSPOLN> ™MicrophoneMic JackHeadphoneHeadphone JackSpeakerSpeakersÈdefaultÖkdc-12v-regulatorregulator-fixedñdc_12v··0D pgmac-clk fixed-clock/úð€ ?ext_gmacR @hub-avdd-regulatorregulator-fixed ñhub_avdd2Z 2Z  ¡0 Cleds gpio-ledspower-led +G ¬power µ »onÈdefaultÖlsdio-pwrseqmmc-pwrseq-simplem1 text_clock ÍÈdefaultÖm vcc-host-regulatorregulator-fixed Œ ñvcc_hostLK@LK@ ¡HÈdefaultÖn É0vcc-lan-regulatorregulator-fixedñvcc_lan2Z 2Z  ¡0 ?vcc-otg-regulatorregulator-fixed ŒGñvcc_otgLK@LK@ ¡HÈdefaultÖo É0 Dvcc-sys-regulatorregulator-fixedñvcc_sysLK@LK@ ¡p0D Hvdd10-usb-regulatorregulator-fixed ñvdd10_usbB@B@ ¡q0 E compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2ethernet0mmc0mmc1mmc2rtc0rtc1cpudevice_typeregenable-method#cooling-cellscpu-supplyphandleinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsmax-frequencyclocksclock-namesfifo-depthresetsreset-namesstatusbus-widthvmmc-supplyvqmmc-supplypinctrl-namespinctrl-0cap-sd-highspeeddisable-wpno-mmcno-sdiosd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104mmc-pwrseqassigned-clocksassigned-clock-parentscap-sdio-irqno-sdnon-removableinterrupts-extendedinterrupt-namescap-mmc-highspeedmmc-hs200-1_8v#io-channel-cellsvref-supplyreg-shiftreg-io-widthuart-has-rtsctsdevice-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supply#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityrockchip,grfclock_in_outphy-handlephy-modephy-supplyreset-assert-usreset-deassert-usreset-gpiosvdd-supplydr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizevbus-supplyvusb_a-supplyvusb_d-supplyvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplysystem-power-controllerwakeup-sourceregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-off-in-suspendregulator-ramp-delayregulator-suspend-microvoltregulator-on-in-suspendrealtek,dmic1-data-pinrealtek,dmic2-data-pinrealtek,in1-differential#sound-dai-cellsremote-endpoint#pwm-cells#mbox-cells#power-domain-cellspm_qospmu-supplyvop-supplyoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsaudio-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplysdcard-supplywifi-supplydmasdma-namesdai-formatmclk-fspower-domains#iommu-cellsrockchip,disable-mmu-resetinterrupt-controller#interrupt-cellsrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsstdout-pathio-channelsio-channel-namespoll-intervalkeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltdaishp-det-gpioroutingwidgetsvin-supplyfunctioncolordefault-stateenable-active-high