Ð þí¾š8²d( 6²,1hardkernel,rk3326-odroid-go2-v11rockchip,rk3326 + 7ODROID-GO Advance Black Editionaliases=/i2c@ff180000B/i2c@ff190000G/i2c@ff1a0000L/i2c@ff1b0000Q/serial@ff030000Y/serial@ff158000a/serial@ff160000i/serial@ff168000q/serial@ff170000y/serial@ff178000�/spi@ff1d0000†/spi@ff1d8000‹/mmc@ff370000�/mmc@ff380000cpus+cpu@0•cpuarm,cortex-a35¡¥psci³ºÉÙZócpu@1•cpuarm,cortex-a35¡¥psci³ºÉÙZócpu@2•cpuarm,cortex-a35¡¥psci³ºÉÙZó cpu@3•cpuarm,cortex-a35¡¥psci³ºÉÙZó idle-statespscicpu-sleeparm,idle-state'8Ox`úp„cluster-sleeparm,idle-state'8O�`ôpÐopp-table-0operating-points-v2�opp-600000000Œ#ÃF “~ð~ð™p¡œ@²opp-816000000Œ0£, “��™p¡œ@opp-1008000000Œ<Ü “íØíØ™p¡œ@opp-1200000000ŒG†Œ “Ö Ö ™p¡œ@opp-1296000000ŒM?d “™p™p™p¡œ@arm-pmuarm,cortex-a35-pmu0¾defgÉ display-subsystemrockchip,display-subsystemÜ âokayexternal-gmac-clock fixed-clockéúð€ ùgmac_clkin psci arm,psci-1.0¬smctimerarm,armv8-timer0¾   thermal-zonessoc-thermal/è=îO tripstrip-point-0_pkМpassivetrip-point-1_LkМpassive soc-crit_Á8kÐ œcriticalcooling-mapsmap0v  {ÿÿÿÿÿÿÿÿŠgpu-thermald/èO tripsgpu-threshold_pkМpassivegpu-target_LkМpassivegpu-crit_Á8kÐ œcriticalcooling-mapsmap0v {ÿÿÿÿÿÿÿÿxin24m fixed-clock én6ùxin24mlpower-management@ff000000$rockchip,px30-pmusysconsimple-mfd¡ÿpower-controllerrockchip,px30-power-controller—+npower-domain@5¡³<«—power-domain@7¡³÷;«—power-domain@9¡  ³²C@?«—power-domain@10¡ @³þÿ978:«—power-domain@11¡ ³¯ôK«—power-domain@12¡ X³·µ¶–—ýûüD56«—power-domain@13¡ (³³´ùú3« !"—power-domain@14¡³I«#—syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd¡ÿ+™io-domains$rockchip,px30-pmu-io-voltage-domainâokay²$À$reboot-modesyscon-reboot-modeÎÕRBÃåRBà óRBÃÿRBà RBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ ¾³%%baudclkapb_pclk%&&*txrx4>Kdefault Y'() âdisabledi2s@ff060000rockchip,px30-i2s-tdm¡ÿ ¾ ³mclk_txmclk_rxhclk%&&*txrxc*p„¿ wtx-mrx-mKdefault0Y+,-./0123456ƒ âdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s¡ÿ ¾ ³i2s_clki2s_hclk%&&*txrxKdefaultY789:ƒâokay®i2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s¡ÿ ¾³i2s_clki2s_hclk%&&*txrxKdefaultY;<=>ƒ âdisabledinterrupt-controller@ff131000 arm,gic-400”¥@¡ÿÿ ÿ@ ÿ`  ¾ syscon@ff140000$rockchip,px30-grfsysconsimple-mfd¡ÿ+*io-domains rockchip,px30-io-voltage-domainâokayº?È@Ö?ä?ò??lvdsrockchip,px30-lvdsAdphyc*lvds âdisabledports+port@0¡+endpoint@0¡-B–port@1¡serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ€ ¾³Ibaudclkapb_pclk%&&*txrx4>KdefaultYCDâokayserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ ¾³Jbaudclkapb_pclk%&&*txrx4>KdefaultYEâokayserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ€ ¾³Kbaudclkapb_pclk%&&*txrx4>Kdefault YFGH âdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ ¾³Lbaudclkapb_pclk%&& *txrx4>Kdefault YIJK âdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart¡ÿ€ ¾³Mbaudclkapb_pclk%& & *txrx4>Kdefault YLMN âdisabledi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³N i2cpclk ¾KdefaultYO+âokayé€=Upmic@20rockchip,rk817¡  P¾ ùrk808-clkout1xin32kmclk³KdefaultYQRl ƒzS†S’SžSªS¶SÂSÎS­regulatorsDCDC_REG1 Úvdd_logicé~ðŒ0q.BŒregulator-state-memTl~ðDCDC_REG2Úvdd_armé~ð™pq.Bregulator-state-memˆl~ðDCDC_REG3Úvcc_ddr.Bregulator-state-memTDCDC_REG4Úvcc_3v3é2Z 2Z .B?regulator-state-memˆl2Z LDO_REG2Úvcc_1v8éw@w@.Bkregulator-state-memTlw@LDO_REG3Úvdd_1v0éB@B@.Bregulator-state-memTlB@LDO_REG4 Úvcc3v3_pmué2Z 2Z .B$regulator-state-memTl2Z LDO_REG5 Úvccio_sdéw@2Z .B@regulator-state-memTl2Z LDO_REG6Úvcc_sdé2Z 2Z Bwregulator-state-memTl2Z LDO_REG7Úvcc_blé2Z 2Z ¦regulator-state-memˆl2Z LDO_REG8Úvcc_lcdé*¹€*¹€’regulator-state-memˆl*¹€LDO_REG9 Úvcc_wifié2Z 2Z |regulator-state-memTl2Z BOOST Úusb_miduéLK@ReÀ.B¯charger¡'Ä“àꆠTcodec#i2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³O i2cpclk ¾KdefaultYU+âokayé€i2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³P i2cpclk ¾ KdefaultYV+ âdisabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c¡ÿ³ Q i2cpclk ¾ KdefaultYW+ âdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi¡ÿ ¾³$Uspiclkapb_pclk%& & *txrx@KdefaultYXYZ[+ âdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi¡ÿ€ ¾³%Vspiclkapb_pclk%&&*txrx@KdefaultY\]^_`+ âdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdt¡ÿ³[ ¾% âdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ ³"S pwmpclkKdefaultYaG âdisabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ ³"S pwmpclkKdefaultYbGâokay§pwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ ³"S pwmpclkKdefaultYcG âdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ 0³"S pwmpclkKdefaultYdGâokay¬pwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ €³#T pwmpclkKdefaultYeG âdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ €³#T pwmpclkKdefaultYfG âdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ € ³#T pwmpclkKdefaultYgG âdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm¡ÿ €0³#T pwmpclkKdefaultYhG âdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer¡ÿ! ¾³Y& pclktimerdma-controller@ff240000arm,pl330arm,primecell¡ÿ$@¾R³» apb_pclki&tsadc@ff280000rockchip,px30-tsadc¡ÿ( ¾$t,„ÃP³,Xtsadcapb_pclkp¨ wtsadc-apbc*™ÔÀKinitdefaultsleepYi°jºiÄâokay saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc¡ÿ(€ ¾TÚ³-Wsaradcapb_pclkp¥ wsaradc-apbâokayìk°nvmem@ff290000rockchip,px30-otp¡ÿ)@³/Zaotpapb_pclkphyp´wphy+id@7¡cpu-leakage@17¡performance@1e¡øclock-controller@ff2b0000rockchip,px30-cru¡ÿ+ ³l% xin24mgpllc* ý8t«°ðõ@I„FÏq ë ëÂðÑ€ðÑ€õá ëÂclock-controller@ff2bc000rockchip,px30-pmucru¡ÿ+À³lxin24mc* ýt%%% „G†Œõጺ€%syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd¡ÿ,+usb2phy@100rockchip,px30-usb2phy¡ ³% phyclk t m ùusb480m_phyâokaymhost-port! ¾D ,linestateâokaypotg-port!$¾BA@,otg-bvalidotg-idlinestate âdisabledophy@ff2e0000rockchip,px30-dsi-dphy¡ÿ.³% E refpclkp>wapb!<n âokayAphy@ff2f0000rockchip,px30-csi-dphy¡ÿ/@³Fpclk!<n p/wapbc* âdisabled˜usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2¡ÿ0 ¾>³otgJotgRds€€@ o usb2-phy<nâokayusb@ff340000 generic-ehci¡ÿ4 ¾<³pusb<n âdisabledusb@ff350000 generic-ohci¡ÿ5 ¾=³pusb<n âdisabledethernet@ff360000rockchip,px30-gmac¡ÿ6 ¾+,macirq@³>??@A²CL[stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedc*‚rmiiKdefaultYqr<n p^ wstmmaceth âdisabledmmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¡ÿ7@ ¾6 ³÷;CDbiuciuciu-driveciu-sample‹• ðÑ€KdefaultYstuv<nâokay®¿È ÑPÚçôw@mmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¡ÿ8@ ¾7 ³ÿ8EFbiuciuciu-driveciu-sample‹• ðÑ€Kdefault Yxyz<n âokay®(5@V{a|+wifi@1 esp,esp8089¡mmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¡ÿ9@ ¾5 ³9GHbiuciuciu-driveciu-sample‹• ðÑ€Kdefault Y}~<n  âdisabledspi@ff3a0000 rockchip,sfc¡ÿ:@ ¾8³:clk_sfchclk_sfc Y€�‚Kdefault<n âokay+flash@0jedec,spi-nor¡ooó�’nand-controller@ff3b0000rockchip,px30-nfc¡ÿ;@ ¾9³þ7ahbnfct7„ðÑ€Kdefault Yƒ„…†‡ˆ‰Š<n  âdisabledopp-table-1operating-points-v2‹opp-200000000Œ ë“~ðopp-300000000Œá£“à˜opp-400000000Œׄ“�opp-480000000Œœ8“*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrost¡ÿ@@$¾/.- ,jobmmugpu³Iº<nó‹âokay£Œvideo-codec@ff442000rockchip,px30-vpu¡ÿD ¾PO ,vepuvdpu³¯ô aclkhclk¯�<n iommu@ff442800rockchip,iommu¡ÿD( ¾Q³¯ô aclkiface¶<n �dsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsi¡ÿE ¾K³DpclkAdphy<n p=wapbc*+âokayports+port@0¡+endpoint@0¡-Ž•port@1¡endpoint-�“panel@0¡Ã� Í‘Ùelida,kd35t133â’ï’portendpoint-“�vop@ff460000rockchip,px30-vop-big¡ÿFü ¾M³µ–ûaclk_vopdclk_vophclk_vopp345 waxiahbdclk¯”<n âokayport+ endpoint@0¡-•Žendpoint@1¡-–Biommu@ff460f00rockchip,iommu¡ÿF ¾M³µû aclkiface<n ¶âokay”isp@ff4a0000rockchip,px30-cif-isp¡ÿJ€$¾FIJ ,ispmimipi ³3´ú_ispaclkhclkpclk¯—˜dphy<n  âdisabledports+port@0¡+iommu@ff4a8000rockchip,iommu¡ÿJ€ ¾F³´ú aclkiface<n ú¶—qos@ff518000rockchip,px30-qossyscon¡ÿQ€ qos@ff520000rockchip,px30-qossyscon¡ÿR #qos@ff52c000rockchip,px30-qossyscon¡ÿRÀ qos@ff538000rockchip,px30-qossyscon¡ÿS€ qos@ff538080rockchip,px30-qossyscon¡ÿS€€ qos@ff538100rockchip,px30-qossyscon¡ÿS� qos@ff538180rockchip,px30-qossyscon¡ÿS�€ qos@ff540000rockchip,px30-qossyscon¡ÿT qos@ff540080rockchip,px30-qossyscon¡ÿT€ qos@ff548000rockchip,px30-qossyscon¡ÿT€ qos@ff548080rockchip,px30-qossyscon¡ÿT€€ qos@ff548100rockchip,px30-qossyscon¡ÿT�  qos@ff548180rockchip,px30-qossyscon¡ÿT�€ !qos@ff548200rockchip,px30-qossyscon¡ÿT‚ "qos@ff550000rockchip,px30-qossyscon¡ÿU qos@ff550080rockchip,px30-qossyscon¡ÿU€ qos@ff550100rockchip,px30-qossyscon¡ÿU qos@ff550180rockchip,px30-qossyscon¡ÿU€ qos@ff558000rockchip,px30-qossyscon¡ÿU€ qos@ff558080rockchip,px30-qossyscon¡ÿU€€ pinctrlrockchip,px30-pinctrlc* ™+ "gpio@ff040000rockchip,gpio-bank¡ÿ ¾³% ) 9¥”Pgpio@ff250000rockchip,gpio-bank¡ÿ% ¾³\ ) 9¥”©gpio@ff260000rockchip,gpio-bank¡ÿ& ¾³] ) 9¥”ªgpio@ff270000rockchip,gpio-bank¡ÿ' ¾³^ ) 9¥”‘pcfg-pull-up Eœpcfg-pull-down R£pcfg-pull-none a›pcfg-pull-none-2ma a npcfg-pull-up-2ma E npcfg-pull-up-4ma E n�pcfg-pull-none-4ma a npcfg-pull-down-4ma R npcfg-pull-none-8ma a n pcfg-pull-up-8ma E nžpcfg-pull-none-12ma a n ¢pcfg-pull-up-12ma E n ¡pcfg-pull-none-smt a }špcfg-output-high ’¥pcfg-output-low ž¤pcfg-input-high E ©Ÿpcfg-input ©i2c0i2c0-xfer ¶š šOi2c1i2c1-xfer ¶ššUi2c2i2c2-xfer ¶ššVi2c3i2c3-xfer ¶ š šWtsadctsadc-otp-pin ¶›itsadc-otp-out ¶›juart0uart0-xfer ¶ œ œ'uart0-cts ¶ ›(uart0-rts ¶ ›)uart1uart1-xfer ¶œœCuart1-cts ¶›Duart1-rts ¶›uart2-m0uart2m0-xfer ¶œœuart2-m1uart2m1-xfer ¶ œœEuart3-m0uart3m0-xfer ¶œœuart3m0-cts ¶›uart3m0-rts ¶›uart3-m1uart3m1-xfer ¶œœFuart3m1-cts ¶ ›Guart3m1-rts ¶ ›Huart4uart4-xfer ¶œœIuart4-cts ¶›Juart4-rts ¶›Kuart5uart5-xfer ¶œœLuart5-cts ¶›Muart5-rts ¶›Nspi0spi0-clk ¶�Xspi0-csn ¶�Yspi0-miso ¶ �Zspi0-mosi ¶ �[spi0-clk-hs ¶žspi0-miso-hs ¶ žspi0-mosi-hs ¶ žspi1spi1-clk ¶�\spi1-csn0 ¶ �]spi1-csn1 ¶ �^spi1-miso ¶�_spi1-mosi ¶ �`spi1-clk-hs ¶žspi1-miso-hs ¶žspi1-mosi-hs ¶ žpdmpdm-clk0m0 ¶›pdm-clk0m1 ¶›pdm-clk1 ¶›pdm-sdi0m0 ¶›pdm-sdi0m1 ¶›pdm-sdi1 ¶›pdm-sdi2 ¶›pdm-sdi3 ¶›pdm-clk0m0-sleep ¶Ÿpdm-clk0m1-sleep ¶Ÿpdm-clk1-sleep ¶Ÿpdm-sdi0m0-sleep ¶Ÿpdm-sdi0m1-sleep ¶Ÿpdm-sdi1-sleep ¶Ÿpdm-sdi2-sleep ¶Ÿpdm-sdi3-sleep ¶Ÿi2s0i2s0-8ch-mclk ¶›i2s0-8ch-sclktx ¶›+i2s0-8ch-sclkrx ¶ ›,i2s0-8ch-lrcktx ¶›-i2s0-8ch-lrckrx ¶ ›.i2s0-8ch-sdo0 ¶›/i2s0-8ch-sdo1 ¶›1i2s0-8ch-sdo2 ¶›3i2s0-8ch-sdo3 ¶›5i2s0-8ch-sdi0 ¶›0i2s0-8ch-sdi1 ¶ ›2i2s0-8ch-sdi2 ¶ ›4i2s0-8ch-sdi3 ¶›6i2s1i2s1-2ch-mclk ¶›Ri2s1-2ch-sclk ¶›7i2s1-2ch-lrck ¶›8i2s1-2ch-sdi ¶›9i2s1-2ch-sdo ¶›:i2s2i2s2-2ch-mclk ¶›i2s2-2ch-sclk ¶›;i2s2-2ch-lrck ¶›<i2s2-2ch-sdi ¶›=i2s2-2ch-sdo ¶›>sdmmcsdmmc-clk ¶ ssdmmc-cmd ¶žtsdmmc-det ¶žusdmmc-bus1 ¶žsdmmc-bus4@ ¶žžžžvsdiosdio-clk ¶›zsdio-cmd ¶œysdio-bus4@ ¶œœœœxemmcemmc-clk ¶  }emmc-cmd ¶ ž~emmc-rstnout ¶ ›emmc-bus1 ¶žemmc-bus4@ ¶žžžžemmc-bus8€ ¶žžžžžžžžflashflash-cs0 ¶›†flash-rdy ¶ ›ˆflash-dqs ¶ ›Šflash-ale ¶ ›ƒflash-cle ¶ ›…flash-wrn ¶ ›‰flash-csl ¶›flash-rdn ¶›‡flash-bus8€ ¶¡¡¡¡¡¡¡¡„sfcsfc-bus4@ ¶››››sfc-bus2 ¶››‚sfc-cs0 ¶›�sfc-clk ¶ ›€lcdclcdc-rgb-dclk-pin ¶¢lcdc-rgb-m0-hsync-pin ¶¢lcdc-rgb-m0-vsync-pin ¶¢lcdc-rgb-m0-den-pin ¶¢lcdc-rgb888-m0-data-pins€ ¶                             lcdc-rgb666-m0-data-pins ¶                       lcdc-rgb565-m0-data-pins ¶                     lcdc-rgb888-m1-data-pins ¶                    lcdc-rgb666-m1-data-pins° ¶              lcdc-rgb565-m1-data-pins� ¶            pwm0pwm0-pin ¶›apwm1pwm1-pin ¶›bpwm2pwm2-pin ¶ ›cpwm3pwm3-pin ¶›dpwm4pwm4-pin ¶›epwm5pwm5-pin ¶›fpwm6pwm6-pin ¶›gpwm7pwm7-pin ¶›hgmacrmii-pins� ¶¢¢¢››››› ›qmac-refclk-12ma ¶ ¢rmac-refclk ¶ ›cif-m0cif-clkout-m0 ¶ ›dvp-d2d9-m0À ¶››››››››› › › ›dvp-d0d1-m0 ¶ ››d10-d11-m0 ¶››cif-m1cif-clkout-m1 ¶›dvp-d2d9-m1À ¶›››› › ›››››››dvp-d0d1-m1 ¶››d10-d11-m1 ¶››ispisp-prelight ¶›btnsbtn-pins ¶œœœœ œ œœœœœœœœœœœ œœ¨headphonehp-det ¶£ledsred-led-pin ¶ ›«pmicdc-det ¶ ›pmic-int ¶ œQsoc_slppin_gpio ¶¤soc_slppin_rst ¶›soc_slppin_slp ¶›wifiwifi-pwrseq-pins ¶ œ¥±chosen Äserial2:115200n8backlightpwm-backlight Ц ݧa¨�gpio-keys gpio-keysKdefaultY¨button-sw1 Ô©  âDPAD-UP è button-sw2 Ô©  âDPAD-DOWN è!button-sw3 Ô© âDPAD-LEFT è"button-sw4 Ô© âDPAD-RIGHT è#button-sw5 Ô© âBTN-A è1button-sw6 Ô© âBTN-B è0button-sw7 Ô© âBTN-Y è4button-sw8 Ô© âBTN-X è3button-sw9 Ôª âF1 èÀbutton-sw10 Ôª âF2 èÁbutton-sw11 Ôª âF3 èÂbutton-sw12 Ôª âF4 èÃbutton-sw13 Ôª âF5 èÄbutton-sw14 Ôª âF6 èÅbutton-sw15 Ôª âTOP-LEFT è6button-sw16 Ôª âTOP-RIGHT è7button-sw20 Ô‘ âTOP-LEFT 2 è8button-sw21 Ô‘  âTOP-RIGHT 2 è9gpio-leds gpio-ledsKdefaultY«led-3 ó ÔP  ùchargingled-controller pwm-ledsled-2 ó ùstatus heartbeat ÿ ݬa¨rk817-soundsimple-audio-card 'rk817_int >i2s Wª u9 �MicrophoneMic JackHeadphoneHeadphonesSpeakerSpeaker; ©MICLMic JackHeadphonesHPOLHeadphonesHPORSpeakerSPKOsimple-audio-card,codec ísimple-audio-card,cpu îvccsysregulator-fixed Úvcc3v8_sys.é9ûÀ9ûÀSvcc_hostregulator-fixed Úvcc_hostéLK@LK@ pP Í.B à¯adc-joystick adc-joystick ë°° ÷<+axis@0¡     ¬ èaxis@1¡     / èbatterysimple-battery !-ÆÀ C“à `„€ …@@ «¿  Ò>�  ï5gà ¨ !=Àfd=€_<‹œZ;ÐNU;UBP:íZK:vôF9øZA9~<9'r78Ý28¢Ž-8hP(8=#8F7äÊ7¯¾7x<70˜ 6Ðø6‰šTwifi-pwrseqmmc-pwrseq-simpleKdefaultY± Í‘ { compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1mmc0mmc1device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0rockchip,grfresetsreset-names#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,outputremote-endpointi2c-scl-falling-time-nsi2c-scl-rising-time-nswakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendrockchip,resistor-sense-micro-ohmsrockchip,sleep-enter-current-microamprockchip,sleep-filter-current-microampmonitored-batteryrockchip,mic-in-differentialnum-cs#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cells#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modebus-widthfifo-depthmax-frequencycap-sd-highspeedcard-detect-delaycd-gpiossd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplycap-sdio-irqdisable-wpkeep-power-in-suspendmmc-pwrseqnon-removablespi-max-frequencyspi-rx-bus-widthspi-tx-bus-widthmali-supplyiommus#iommu-cellsbacklightreset-gpiosrotationiovcc-supplyvdd-supplyrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathpower-supplypwmslabellinux,codecolorfunctionlinux,default-triggermax-brightnesssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,hp-det-gpiosimple-audio-card,mclk-fssimple-audio-card,widgetssimple-audio-card,routingsound-daienable-active-highvin-supplyio-channelspoll-intervalabs-flatabs-fuzzabs-rangecharge-full-design-microamp-hourscharge-term-current-microampconstant-charge-current-max-microampconstant-charge-voltage-max-microvoltfactory-internal-resistance-micro-ohmsvoltage-max-design-microvoltvoltage-min-design-microvoltocv-capacity-celsiusocv-capacity-table-0