Ð þíÃÉ8¶Ô( õ¶œgameforce,chirockchip,rk3326 +7GameForce Chi=handsetaliasesJ/i2c@ff180000O/i2c@ff190000T/i2c@ff1a0000Y/i2c@ff1b0000^/serial@ff030000f/serial@ff158000n/serial@ff160000v/serial@ff168000~/serial@ff170000†/serial@ff178000Ž/spi@ff1d0000“/spi@ff1d8000˜/mmc@ff370000�/mmc@ff380000cpus+cpu@0¢cpuarm,cortex-a35®²psciÀÇÖæZcpu@1¢cpuarm,cortex-a35®²psciÀÇÖæZcpu@2¢cpuarm,cortex-a35®²psciÀÇÖæZ cpu@3¢cpuarm,cortex-a35®²psciÀÇÖæZ idle-states'pscicpu-sleeparm,idle-state4E\xmú}„cluster-sleeparm,idle-state4E\�mô}Ðopp-table-0operating-points-v2Žopp-600000000™#ÃF  ~ð~ð™p®œ@¿opp-816000000™0£,  ��™p®œ@opp-1008000000™<Ü  íØíØ™p®œ@opp-1200000000™G†Œ  Ö Ö ™p®œ@opp-1296000000™M?d  ™p™p™p®œ@arm-pmuarm,cortex-a35-pmu0ËdefgÖ display-subsystemrockchip,display-subsystemé ïokayexternal-gmac-clock fixed-clocköúð€ gmac_clkinpsci arm,psci-1.0¹smctimerarm,armv8-timer0Ë   thermal-zonessoc-thermal&<èJî\ tripstrip-point-0lpxÐEpassivetrip-point-1lLxÐEpassive soc-critlÁ8xÐ Ecriticalcooling-mapsmap0ƒ  ˆÿÿÿÿÿÿÿÿ—gpu-thermal&d<è\ tripsgpu-thresholdlpxÐEpassivegpu-targetlLxÐEpassivegpu-critlÁ8xÐ Ecriticalcooling-mapsmap0ƒ ˆÿÿÿÿÿÿÿÿxin24m fixed-clockön6xin24mqpower-management@ff000000$rockchip,px30-pmusysconsimple-mfd®ÿpower-controllerrockchip,px30-power-controller¤+spower-domain@5®À<¸¤power-domain@7®À÷;¸¤power-domain@9®  À²C@?¸¤power-domain@10® @Àþÿ978:¸¤power-domain@11® À¯ôK¸¤power-domain@12® XÀ·µ¶–—ýûüD56¸¤power-domain@13® (À³´ùú3¸ !"¤power-domain@14®ÀI¸#¤syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd®ÿ+�io-domains$rockchip,px30-pmu-io-voltage-domainïokay¿$Í%reboot-modesyscon-reboot-modeÛâRBÃòRBà RBà RBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart®ÿ ËÀ&&&baudclkapb_pclk2''7txrxAKXdefault f()*ïokayi2s@ff060000rockchip,px30-i2s-tdm®ÿ Ë À&mclk_txmclk_rxhclk2''7txrxp+}„¿ „tx-mrx-mXdefault0f,-./01234567� ïdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s®ÿ Ë À&i2s_clki2s_hclk2''7txrxXdefaultf89:;�ïokay·i2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s®ÿ ËÀ&i2s_clki2s_hclk2''7txrxXdefaultf<=>?� ïdisabledinterrupt-controller@ff131000 arm,gic-400¡²@®ÿÿ ÿ@ ÿ`  Ë syscon@ff140000$rockchip,px30-grfsysconsimple-mfd®ÿ++io-domains rockchip,px30-io-voltage-domainïokayÇ%Õ@ãAñAÿA Alvdsrockchip,px30-lvdsB dphyp+*lvds ïdisabledports+port@0®+endpoint@0®:Cšport@1®serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart®ÿ€ ËÀI&baudclkapb_pclkAKXdefault fDEFïokayJbluetoothrealtek,rtl8723ds-bt ZG lG yG fHIJXdefaultserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart®ÿ ËÀJ&baudclkapb_pclk2''7txrxAKXdefaultfKïokayserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart®ÿ€ ËÀK&baudclkapb_pclk2''7txrxAKXdefault fLMN ïdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart®ÿ ËÀL&baudclkapb_pclk2'' 7txrxAKXdefault fOPQ ïdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart®ÿ€ ËÀM&baudclkapb_pclk2' ' 7txrxAKXdefault fRST ïdisabledi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c®ÿÀN &i2cpclk ËXdefaultfU+ïokayö€‰¡pmic@20rockchip,rk817® &mclkrk808-clkout1xin32kÀ GËfVWXdefault�¸ÐÞXêXöXXXX&A2X>Y¶regulatorsDCDC_REG1J^pŒ0ˆ~ð  vdd_logic¯q�regulator-state-memÄÜ~ðDCDC_REG2J^p™pˆ~ð vdd_arm¯qregulator-state-memøÜ~ðDCDC_REG3J^ vcc_ddrregulator-state-memÄDCDC_REG4J^p-ÆÀˆ-ÆÀ vcc_3v0Aregulator-state-memøÜ-ÆÀLDO_REG2J^pw@ˆw@ vcc_1v8$regulator-state-memÄÜw@LDO_REG3J^pB@ˆB@ vdd_1v0regulator-state-memÄÜB@LDO_REG4J^p-ÆÀˆ-ÆÀ  vcc_3v0_pmu%regulator-state-memÄÜ-ÆÀLDO_REG5J^p2Z ˆw@  vccio_sd@regulator-state-memÄÜ2Z LDO_REG6^p2Z ˆ2Z  vcc_sd|regulator-state-memÄÜ2Z LDO_REG7p2Z ˆ2Z  vcc_blªregulator-state-memøÜ2Z LDO_REG8p*¹€ˆ*¹€ vcc_lcd•regulator-state-memøÜ*¹€LDO_REG9J^p2Z ˆ2Z   vcc_wifiregulator-state-memøÜ2Z BOOSTpLK@ˆLK@  dcdc_boostYregulator-state-memøOTG_SWITCH  otg_switchregulator-state-memøchargerZ#'F“àl† i2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c®ÿÀO &i2cpclk ËXdefaultf[+ ïdisabledi2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c®ÿÀP &i2cpclk Ë Xdefaultf\+ ïdisabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c®ÿÀ Q &i2cpclk Ë Xdefaultf]+ ïdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi®ÿ ËÀ$U&spiclkapb_pclk2' ' 7txrx“Xdefaultf^_`a+ ïdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi®ÿ€ ËÀ%V&spiclkapb_pclk2''7txrx“Xdefaultfbcdef+ ïdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdt®ÿÀ[ Ë% ïdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm®ÿ À"S &pwmpclkXdefaultfgš ïdisabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm®ÿ À"S &pwmpclkXdefaultfhšïokay«pwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm®ÿ À"S &pwmpclkXdefaultfiš ïdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm®ÿ 0À"S &pwmpclkXdefaultfjš ïdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm®ÿ €À#T &pwmpclkXdefaultfkšïokay¸pwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm®ÿ €À#T &pwmpclkXdefaultflšïokay¹pwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm®ÿ € À#T &pwmpclkXdefaultfmš ïdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm®ÿ €0À#T &pwmpclkXdefaultfnš ïdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer®ÿ! ËÀY& &pclktimerdma-controller@ff240000arm,pl330arm,primecell®ÿ$@Ë¥À» &apb_pclk¼'tsadc@ff280000rockchip,px30-tsadc®ÿ( Ë$Ç,×ÃPÀ,X&tsadcapb_pclk}¨ „tsadc-apbp+ìÔÀXinitdefaultsleepfop oïokay saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc®ÿ(€ ËT-À-W&saradcapb_pclk}¥ „saradc-apbïokay?$©nvmem@ff290000rockchip,px30-otp®ÿ)@À/Za&otpapb_pclkphy}´„phy+id@7®cpu-leakage@17®performance@1e®Kclock-controller@ff2b0000rockchip,px30-cru®ÿ+ Àq& &xin24mgpllp+P8Ç«°ðõ@I×FÏq ë ëÂðÑ€ðÑ€õá ëÂclock-controller@ff2bc000rockchip,px30-pmucru®ÿ+ÀÀq&xin24mp+PÇ&&& ×G†Œõጺ€&syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd®ÿ,+usb2phy@100rockchip,px30-usb2phy® À& &phyclkÇ]r usb480m_phyïokayrhost-portt ËD linestate ïdisableduotg-portt$ËBA@otg-bvalidotg-idlinestateïokaytphy@ff2e0000rockchip,px30-dsi-dphy®ÿ.À& E &refpclk}>„apbt�s ïokayBphy@ff2f0000rockchip,px30-csi-dphy®ÿ/@ÀF&pclkt�s }/„apbp+ ïdisabledœusb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2®ÿ0 Ë>À&otg�otg¥·Æ€€@ t  usb2-phy�sïokayusb@ff340000 generic-ehci®ÿ4 Ë<Àu usb�s ïdisabledusb@ff350000 generic-ohci®ÿ5 Ë=Àu usb�s ïdisabledethernet@ff360000rockchip,px30-gmac®ÿ6 Ë+macirq@À>??@A²CL[&stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedp+ÕrmiiXdefaultfvw�s }^ „stmmaceth ïdisabledmmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc®ÿ7@ Ë6 À÷;CD&biuciuciu-driveciu-sampleÞèóðÑ€Xdefaultfxyz{�sïokay$,9FSa|m@mmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc®ÿ8@ Ë7 Àÿ8EF&biuciuciu-driveciu-sampleÞèóðÑ€Xdefault f}~�s ïokayz‡’¨€³ºÀSmmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc®ÿ9@ Ë5 À9GH&biuciuciu-driveciu-sampleÞèóðÑ€Xdefault f�‚ƒ�s  ïdisabledspi@ff3a0000 rockchip,sfc®ÿ:@ Ë8À:&clk_sfchclk_sfc f„…†Xdefault�s ïokay+flash@0jedec,spi-nor®Îoóàñnand-controller@ff3b0000rockchip,px30-nfc®ÿ;@ Ë9Àþ7&ahbnfcÇ7×ðÑ€Xdefault f‡ˆ‰Š‹Œ�Ž�s  ïdisabledopp-table-1operating-points-v2�opp-200000000™ ë ~ðopp-300000000™á£ à˜opp-400000000™ׄ �opp-480000000™œ8 *ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrost®ÿ@@$Ë/.- jobmmugpuÀIÇ�s�ïokay �video-codec@ff442000rockchip,px30-vpu®ÿD ËPO vepuvdpuÀ¯ô &aclkhclk ‘�s iommu@ff442800rockchip,iommu®ÿD( ËQÀ¯ô &aclkiface �s ‘dsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsi®ÿE ËKÀD&pclkB dphy�s }=„apbp++ïokayports+port@0®+endpoint@0®:’™port@1®endpoint:“—panel@0®gameforce,chi-panel "” ,• .• 9–portendpoint:—“vop@ff460000rockchip,px30-vop-big®ÿFü ËMÀµ–û&aclk_vopdclk_vophclk_vop}345 „axiahbdclk ˜�s ïokayport+ endpoint@0®:™’endpoint@1®:šCiommu@ff460f00rockchip,iommu®ÿF ËMÀµû &aclkiface�s  ïokay˜isp@ff4a0000rockchip,px30-cif-isp®ÿJ€$ËFIJ ispmimipi À3´ú_&ispaclkhclkpclk ›œ dphy�s  ïdisabledports+port@0®+iommu@ff4a8000rockchip,iommu®ÿJ€ ËFÀ´ú &aclkiface�s  E ›qos@ff518000rockchip,px30-qossyscon®ÿQ€ qos@ff520000rockchip,px30-qossyscon®ÿR #qos@ff52c000rockchip,px30-qossyscon®ÿRÀ qos@ff538000rockchip,px30-qossyscon®ÿS€ qos@ff538080rockchip,px30-qossyscon®ÿS€€ qos@ff538100rockchip,px30-qossyscon®ÿS� qos@ff538180rockchip,px30-qossyscon®ÿS�€ qos@ff540000rockchip,px30-qossyscon®ÿT qos@ff540080rockchip,px30-qossyscon®ÿT€ qos@ff548000rockchip,px30-qossyscon®ÿT€ qos@ff548080rockchip,px30-qossyscon®ÿT€€ qos@ff548100rockchip,px30-qossyscon®ÿT�  qos@ff548180rockchip,px30-qossyscon®ÿT�€ !qos@ff548200rockchip,px30-qossyscon®ÿT‚ "qos@ff550000rockchip,px30-qossyscon®ÿU qos@ff550080rockchip,px30-qossyscon®ÿU€ qos@ff550100rockchip,px30-qossyscon®ÿU qos@ff550180rockchip,px30-qossyscon®ÿU€ qos@ff558000rockchip,px30-qossyscon®ÿU€ qos@ff558080rockchip,px30-qossyscon®ÿU€€ pinctrlrockchip,px30-pinctrlp+ `�+ mgpio@ff040000rockchip,gpio-bank®ÿ ËÀ& t „²¡Ggpio@ff250000rockchip,gpio-bank®ÿ% ËÀ\ t „²¡¯gpio@ff260000rockchip,gpio-bank®ÿ& ËÀ] t „²¡®gpio@ff270000rockchip,gpio-bank®ÿ' ËÀ^ t „²¡–pcfg-pull-up � pcfg-pull-down �§pcfg-pull-none ¬Ÿpcfg-pull-none-2ma ¬ ¹pcfg-pull-up-2ma � ¹pcfg-pull-up-4ma � ¹¡pcfg-pull-none-4ma ¬ ¹pcfg-pull-down-4ma � ¹pcfg-pull-none-8ma ¬ ¹¤pcfg-pull-up-8ma � ¹¢pcfg-pull-none-12ma ¬ ¹ ¦pcfg-pull-up-12ma � ¹ ¥pcfg-pull-none-smt ¬ Èžpcfg-output-high Ýpcfg-output-low é¨pcfg-input-high � ô£pcfg-input ôi2c0i2c0-xfer ž žUi2c1i2c1-xfer žž[i2c2i2c2-xfer žž\i2c3i2c3-xfer  ž ž]tsadctsadc-otp-pin Ÿotsadc-otp-out Ÿpuart0uart0-xfer     (uart0-cts  Ÿ)uart0-rts  Ÿ*uart1uart1-xfer   Duart1-cts ŸEuart1-rts ŸFuart2-m0uart2m0-xfer   uart2-m1uart2m1-xfer    Kuart3-m0uart3m0-xfer   uart3m0-cts Ÿuart3m0-rts Ÿuart3-m1uart3m1-xfer   Luart3m1-cts  ŸMuart3m1-rts  ŸNuart4uart4-xfer   Ouart4-cts ŸPuart4-rts ŸQuart5uart5-xfer   Ruart5-cts ŸSuart5-rts ŸTspi0spi0-clk ¡^spi0-csn ¡_spi0-miso  ¡`spi0-mosi  ¡aspi0-clk-hs ¢spi0-miso-hs  ¢spi0-mosi-hs  ¢spi1spi1-clk ¡bspi1-csn0  ¡cspi1-csn1  ¡dspi1-miso ¡espi1-mosi  ¡fspi1-clk-hs ¢spi1-miso-hs ¢spi1-mosi-hs  ¢pdmpdm-clk0m0 Ÿpdm-clk0m1 Ÿpdm-clk1 Ÿpdm-sdi0m0 Ÿpdm-sdi0m1 Ÿpdm-sdi1 Ÿpdm-sdi2 Ÿpdm-sdi3 Ÿpdm-clk0m0-sleep £pdm-clk0m1-sleep £pdm-clk1-sleep £pdm-sdi0m0-sleep £pdm-sdi0m1-sleep £pdm-sdi1-sleep £pdm-sdi2-sleep £pdm-sdi3-sleep £i2s0i2s0-8ch-mclk Ÿi2s0-8ch-sclktx Ÿ,i2s0-8ch-sclkrx  Ÿ-i2s0-8ch-lrcktx Ÿ.i2s0-8ch-lrckrx  Ÿ/i2s0-8ch-sdo0 Ÿ0i2s0-8ch-sdo1 Ÿ2i2s0-8ch-sdo2 Ÿ4i2s0-8ch-sdo3 Ÿ6i2s0-8ch-sdi0 Ÿ1i2s0-8ch-sdi1  Ÿ3i2s0-8ch-sdi2  Ÿ5i2s0-8ch-sdi3 Ÿ7i2s1i2s1-2ch-mclk ŸWi2s1-2ch-sclk Ÿ8i2s1-2ch-lrck Ÿ9i2s1-2ch-sdi Ÿ:i2s1-2ch-sdo Ÿ;i2s2i2s2-2ch-mclk Ÿi2s2-2ch-sclk Ÿ<i2s2-2ch-lrck Ÿ=i2s2-2ch-sdi Ÿ>i2s2-2ch-sdo Ÿ?sdmmcsdmmc-clk ¤xsdmmc-cmd ¢ysdmmc-det ¢zsdmmc-bus1 ¢sdmmc-bus4@ ¢¢¢¢{sdiosdio-clk Ÿsdio-cmd  ~sdio-bus4@     }emmcemmc-clk  ¤�emmc-cmd  ¢‚emmc-rstnout  Ÿemmc-bus1 ¢emmc-bus4@ ¢¢¢¢emmc-bus8€ ¢¢¢¢¢¢¢¢ƒflashflash-cs0 ŸŠflash-rdy  ŸŒflash-dqs  ŸŽflash-ale  Ÿ‡flash-cle  Ÿ‰flash-wrn  Ÿ�flash-csl Ÿflash-rdn Ÿ‹flash-bus8€ ¥¥¥¥¥¥¥¥ˆsfcsfc-bus4@ ŸŸŸŸsfc-bus2 ŸŸ†sfc-cs0 Ÿ…sfc-clk  Ÿ„lcdclcdc-rgb-dclk-pin ¦lcdc-rgb-m0-hsync-pin ¦lcdc-rgb-m0-vsync-pin ¦lcdc-rgb-m0-den-pin ¦lcdc-rgb888-m0-data-pins€ ¤¤¤¤ ¤ ¤ ¤¤¤¤ ¤ ¤¤¤¤¤¤¤¤¤¤¤¤¤lcdc-rgb666-m0-data-pins ¤¤¤¤ ¤ ¤ ¤¤¤¤ ¤ ¤¤¤¤¤¤¤lcdc-rgb565-m0-data-pins ¤¤¤¤ ¤ ¤ ¤¤¤¤ ¤ ¤¤¤¤¤lcdc-rgb888-m1-data-pins ¤¤ ¤ ¤ ¤¤¤¤¤¤¤¤¤¤¤¤¤lcdc-rgb666-m1-data-pins° ¤¤ ¤ ¤ ¤¤¤¤¤¤¤lcdc-rgb565-m1-data-pins� ¤¤ ¤ ¤ ¤¤¤¤¤pwm0pwm0-pin Ÿgpwm1pwm1-pin Ÿhpwm2pwm2-pin  Ÿipwm3pwm3-pin Ÿjpwm4pwm4-pin Ÿkpwm5pwm5-pin Ÿlpwm6pwm6-pin Ÿmpwm7pwm7-pin Ÿngmacrmii-pins� ¦¦¦ŸŸŸŸŸ Ÿvmac-refclk-12ma  ¦wmac-refclk  Ÿcif-m0cif-clkout-m0  Ÿdvp-d2d9-m0À ŸŸŸŸŸŸŸŸŸ Ÿ Ÿ Ÿdvp-d0d1-m0  ŸŸd10-d11-m0 ŸŸcif-m1cif-clkout-m1 Ÿdvp-d2d9-m1À ŸŸŸŸ Ÿ ŸŸŸŸŸŸŸdvp-d0d1-m1 ŸŸd10-d11-m1 ŸŸispisp-prelight Ÿbluetooth-pinsbt-reset §Hbt-wake-dev ŸIbt-wake-host ŸJheadphonehp-det  ´gpio-btnsbtn-pins-ctrlð                     ­gpio-ledsled-pinsP  Ÿ ŸŸŸŸ¬pmicpmic-int  Vsoc_slppin_gpio ¨soc_slppin_rst Ÿsoc_slppin_slp Ÿsdio-pwrseqwifi-enable-h Ÿºspeakerspk-amp-enable-h  Ÿ³chosen serial2:115200n8adc-joystick adc-joystick ©© 'd+axis@0® 5  >  GR¯ Qaxis@1® 5  >  G ¾ Qadc-keys adc-keys © \buttons mw@ '<button-1 ‡HAPPY1 QÀ �:˜button-2 ‡HAPPY2 QÁ �“àbacklightpwm-backlight §ª ´«a¨”batterysimple-battery ¹-ÆÀ Û“à øã` @@ C¿  j¨ >§d>X_=OPZ<§XU<6P;¡ K;(ˆF:ÊÈA:€�<::@7:�29Ìà-9–0(9_€#90 8ýØ8»p8ih8:ˆ 7P(3á@ ”@Ù� ±3á@Zgpio-leds gpio-ledsXdefaultf¬led-0 Î f–°led-1 Î f–±led-2 Î f–²led-3 Î Ôstatus f– led-4 Î Ôcharging f– gpio-keys gpio-keysf­Xdefaultbutton-a f® ‡EAST Q1button-b f®  ‡SOUTH Q0button-down f¯  ‡DPAD-DOWN Q!button-home f® ‡HOME Q<button-l1 f® ‡TL Q6button-l2 f® ‡TL2 Q8button-left f¯ ‡DPAD-LEFT Q"button-r1 f® ‡TR Q7button-r2 f® ‡TR2 Q9button-right f¯ ‡DPAD-RIGHT Q#button-select f® ‡SELECT Q:button-start f® ‡START Q;button-up f¯  ‡DPAD-UP Q button-x f®  ‡NORTH Q3button-y f®  ‡WEST Q4multi-ledleds-group-multicolor Î  Ôkbd_backlight ݰ±²audio-amplifiersimple-audio-amplifier l® f³Xdefault âSpeaker Ampµsoundsimple-audio-cardf´Xdefault ôrk817_ext µ &i2s ?® ]C wMicrophoneMic JackHeadphoneHeadphonesSpeakerInternal Speakersž ‘MICLMic JackHeadphonesHPOLHeadphonesHPORInternal SpeakersSpeaker Amp OUTLInternal SpeakersSpeaker Amp OUTRSpeaker Amp INLHPOLSpeaker Amp INRHPOR «Internal Speakerssimple-audio-card,codec ʶsimple-audio-card,cpu Ê·pwm-vibrator-l pwm-vibrator Ôenable ´¸a¨pwm-vibrator-r pwm-vibrator Ôenable ´¹a¨sdio-pwrseqmmc-pwrseq-simpleÀ¶ &ext_clockfºXdefault ÞÈ 9G€vccsys-regulatorregulator-fixed  vcc3v8_sysJˆ9ûÀp9ûÀX compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typei2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1mmc0mmc1device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0rockchip,grfresetsreset-names#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,outputremote-endpointuart-has-rtsctsdevice-wake-gpiosenable-gpioshost-wake-gpiosi2c-scl-falling-time-nsi2c-scl-rising-time-nssystem-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-always-onregulator-boot-onregulator-max-microvoltregulator-min-microvoltregulator-nameregulator-ramp-delayregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendmonitored-batteryrockchip,resistor-sense-micro-ohmsrockchip,sleep-enter-current-microamprockchip,sleep-filter-current-microampnum-cs#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cells#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modebus-widthfifo-depthmax-frequencycap-mmc-highspeedcap-sd-highspeedno-sdiosd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplycap-sdio-irqdisable-wpkeep-power-in-suspendmmc-pwrseqno-mmcno-sdnon-removablespi-max-frequencyspi-rx-bus-widthspi-tx-bus-widthmali-supplyiommus#iommu-cellsbacklightiovcc-supplyreset-gpiosrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelspoll-intervalabs-flatabs-fuzzabs-rangelinux,codeio-channel-nameskeyup-threshold-microvoltlabelpress-threshold-microvoltpower-supplypwmscharge-full-design-microamp-hourscharge-term-current-microampconstant-charge-current-max-microampconstant-charge-voltage-max-microvoltfactory-internal-resistance-micro-ohmsocv-capacity-celsiusocv-capacity-table-0voltage-max-design-microvoltvoltage-min-design-microvoltcolorfunctionledssound-name-prefixsimple-audio-card,namesimple-audio-card,aux-devssimple-audio-card,formatsimple-audio-card,hp-det-gpiosimple-audio-card,mclk-fssimple-audio-card,widgetssimple-audio-card,routingsimple-audio-card,pin-switchessound-daipwm-namespost-power-on-delay-ms