Ð þí´Ê8ª¸( ª€=firefly,px30-jd4-core-mbfirefly,px30-jd4-corerockchip,px30 +/7Firefly Core-PX30-JD4 on MB-JD4-PX30 baseboardaliases=/i2c@ff180000B/i2c@ff190000G/i2c@ff1a0000L/i2c@ff1b0000Q/serial@ff030000Y/serial@ff158000a/serial@ff160000i/serial@ff168000q/serial@ff170000y/serial@ff178000�/spi@ff1d0000†/spi@ff1d8000‹/ethernet@ff360000•/mmc@ff370000š/mmc@ff380000Ÿ/mmc@ff390000cpus+cpu@0¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@1¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@2¤cpuarm,cortex-a35°´psciÂÉØèZ! cpu@3¤cpuarm,cortex-a35°´psciÂÉØèZ! idle-states)pscicpu-sleeparm,idle-state6G^xoú„!cluster-sleeparm,idle-state6G^�oôÐ!opp-table-0operating-points-v2�!opp-600000000›#ÃF ¢~ð~ð™p°œ@Áopp-816000000›0£, ¢��™p°œ@opp-1008000000›<Ü ¢íØíØ™p°œ@opp-1200000000›G†Œ ¢Ö Ö ™p°œ@opp-1296000000›M?d ¢™p™p™p°œ@arm-pmuarm,cortex-a35-pmu0ÍdefgØ display-subsystemrockchip,display-subsystemë  ñdisabledexternal-gmac-clock fixed-clockøúð€ gmac_clkinpsci arm,psci-1.0»smctimerarm,armv8-timer0Í   thermal-zonessoc-thermal(>èLî^ tripstrip-point-0npzЫpassivetrip-point-1nLzЫpassive!soc-critnÁ8zÐ «criticalcooling-mapsmap0… Šÿÿÿÿÿÿÿÿ™gpu-thermal(d>è^ tripsgpu-thresholdnpzЫpassivegpu-targetnLzЫpassive!gpu-critnÁ8zÐ «criticalcooling-mapsmap0… Šÿÿÿÿÿÿÿÿxin24m fixed-clockøn6xin24m!npower-management@ff000000$rockchip,px30-pmusysconsimple-mfd°ÿpower-controllerrockchip,px30-power-controller¦+!ppower-domain@5°Â<º¦power-domain@7°Â÷;º¦power-domain@9°  ²C@?º¦power-domain@10° @Âþÿ978:º¦power-domain@11° ¯ôKº¦power-domain@12° X·µ¶–—ýûüD56º¦power-domain@13° (³´ùú3º !"#¦power-domain@14°ÂIº$¦syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd°ÿ+!›io-domains$rockchip,px30-pmu-io-voltage-domainñokayÁ%Ï%reboot-modesyscon-reboot-modeÝäRBÃôRBà RBÃRBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂ&&(baudclkapb_pclk4''9txrxCMZdefault h()* ñdisabledi2s@ff060000rockchip,px30-i2s-tdm°ÿ Í Â(mclk_txmclk_rxhclk4''9txrxr+„¿ †tx-mrx-mZdefault0h,-./01234567’ ñdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ Í Â(i2s_clki2s_hclk4''9txrxZdefaulth89:;’ ñdisabledi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ ÍÂ(i2s_clki2s_hclk4''9txrxZdefaulth<=>?’ ñdisabledinterrupt-controller@ff131000 arm,gic-400£´@°ÿÿ ÿ@ ÿ`  Í !syscon@ff140000$rockchip,px30-grfsysconsimple-mfd°ÿ+!+io-domains rockchip,px30-io-voltage-domainñokayÉ@×AåBó%B@lvdsrockchip,px30-lvdsC"dphyr+,lvds ñdisabledports+port@0°+endpoint@0°<D!•endpoint@1°<E!˜port@1°serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂI(baudclkapb_pclk4''9txrxCMZdefault hFGH ñdisabledserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂJ(baudclkapb_pclk4''9txrxCMZdefaulthIñokayserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂK(baudclkapb_pclk4''9txrxCMZdefault hJKL ñdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂL(baudclkapb_pclk4'' 9txrxCMZdefault hMNO ñdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂM(baudclkapb_pclk4' ' 9txrxCMZdefault hPQR ñdisabledi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂN (i2cpclk ÍZdefaulthS+ñokaypmic@20rockchip,rk809°  TÍZdefaulthULmxin32k{V‡V“VŸV«W·WÃWÏWÛVregulatorsDCDC_REG1çvdd_logö~ð™p&q;O!�regulator-state-memay~ðDCDC_REG2çvdd_armö~ð™p&q;O!regulator-state-mem•y~ðDCDC_REG3çvcc_ddr;Oregulator-state-memaDCDC_REG4çvcc_3v0ö-ÆÀ-ÆÀ;O!Bregulator-state-memay-ÆÀDCDC_REG5 çvcc3v3_sysö2Z 2Z ;O!Wregulator-state-memay2Z LDO_REG1çvcc_1v0öB@B@;Oregulator-state-memayB@LDO_REG2çvcc_1v8öw@w@;O!@regulator-state-memayw@LDO_REG3çvdd_1v0öB@B@;Oregulator-state-memayB@LDO_REG4 çvcc3v0_pmuö-ÆÀ-ÆÀ;O!%regulator-state-memay-ÆÀLDO_REG5 çvccio_sdöw@2Z ;O!Aregulator-state-memay2Z LDO_REG6çvcc_sdö2Z 2Z O!zregulator-state-memay2Z LDO_REG7 çvcc2v8_dvpö*¹€*¹€Oregulator-state-mem•y*¹€LDO_REG8 çvcc1v8_dvpöw@w@Oregulator-state-memayw@LDO_REG9 çvcc1v5_dvpöã`ã`Oregulator-state-mem•yã`SWITCH_REG1 çvcc3v3_lcdOSWITCH_REG2 çvcc5v0_host;Oi2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂO (i2cpclk ÍZdefaulthX+ ñdisabledi2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂP (i2cpclk Í ZdefaulthY+ ñdisabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿ Q (i2cpclk Í ZdefaulthZ+ ñdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi°ÿ ÍÂ$U(spiclkapb_pclk4' ' 9txrx®Zdefaulth[\]^+ ñdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi°ÿ€ ÍÂ%V(spiclkapb_pclk4''9txrx®Zdefaulth_`abc+ ñdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdt°ÿÂ[ Í% ñdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthdµ ñdisabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaultheµ ñdisabledpwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthfµ ñdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ 0Â"S (pwmpclkZdefaulthgµ ñdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthhµ ñdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthiµ ñdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ € Â#T (pwmpclkZdefaulthjµ ñdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €0Â#T (pwmpclkZdefaulthkµ ñdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer°ÿ! ÍÂY& (pclktimerdma-controller@ff240000arm,pl330arm,primecell°ÿ$@ÍÀ» (apb_pclk×!'tsadc@ff280000rockchip,px30-tsadc°ÿ( Í$â,òÃPÂ,X(tsadcapb_pclk¨ †tsadc-apbr+ÔÀZinitdefaultsleephlm(l2ñokayH_! saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc°ÿ(€ ÍTzÂ-W(saradcapb_pclk¥ †saradc-apbñokayŒ@!¨nvmem@ff290000rockchip,px30-otp°ÿ)@Â/Za(otpapb_pclkphy´†phy+id@7°cpu-leakage@17°performance@1e°˜clock-controller@ff2b0000rockchip,px30-cru°ÿ+ Ân& (xin24mgpllr+�8â«°ðõ@IòFÏq ë ëÂðÑ€ðÑ€õá ëÂ!clock-controller@ff2bc000rockchip,px30-pmucru°ÿ+ÀÂn(xin24mr+�â&&& òG†Œõጺ€!&syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd°ÿ,+usb2phy@100rockchip,px30-usb2phy° Â& (phyclkâªo usb480m_phyñokay!ohost-portÁ ÍD Ìlinestateñokay!rotg-portÁ$ÍBA@Ìotg-bvalidotg-idlinestateñokay!qphy@ff2e0000rockchip,px30-dsi-dphy°ÿ.Â& E (refpclk>†apbÁÜp  ñdisabled!Cphy@ff2f0000rockchip,px30-csi-dphy°ÿ/@ÂF(pclkÁÜp /†apbr+ ñdisabled!šusb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2°ÿ0 Í>Â(otgêotgò€€@ q "usb2-phyÜpñokayusb@ff340000 generic-ehci°ÿ4 Í<Âr"usbÜpñokayusb@ff350000 generic-ohci°ÿ5 Í=Âr"usbÜpñokayethernet@ff360000rockchip,px30-gmac°ÿ6 Í+Ìmacirq@Â>??@A²CL[(stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedr+"rmiiZdefaulthstÜp ^ †stmmacethñokay+output8B Cu S iÃPÃPmmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ7@ Í6 Â÷;CD(biuciuciu-driveciu-sample~ˆ“ðÑ€ZdefaulthvwxyÜpñokay¡³Ä Öãðý zAmmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ8@ Í7 Âÿ8EF(biuciuciu-driveciu-sample~ˆ“ðÑ€Zdefault h{|}Üp ñokay³$:H~ýmmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ9@ Í5 Â9GH(biuciuciu-driveciu-sample~ˆ“ðÑ€Zdefault h€�Üp ñokay¡S:H‚ B@spi@ff3a0000 rockchip,sfc°ÿ:@ Í8Â:(clk_sfchclk_sfc hƒ„…ZdefaultÜp  ñdisablednand-controller@ff3b0000rockchip,px30-nfc°ÿ;@ Í9Âþ7(ahbnfcâ7òðÑ€Zdefault h†‡ˆ‰Š‹Œ�Üp  ñdisabledopp-table-1operating-points-v2!Žopp-200000000› ë¢~ðopp-300000000›á£¢à˜opp-400000000›ׄ¢�opp-480000000›œ8¢*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrost°ÿ@@$Í/.- ÌjobmmugpuÂIÉÜpŽñokayb�!video-codec@ff442000rockchip,px30-vpu°ÿD ÍPO Ìvepuvdpu¯ô (aclkhclkn�Üp iommu@ff442800rockchip,iommu°ÿD( ÍQ¯ô (aclkifaceuÜp !�dsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsi°ÿE ÍKÂD(pclkC"dphyÜp =†apbr++ ñdisabledports+port@0°+endpoint@0°<‘!”endpoint@1°<’!—port@1°vop@ff460000rockchip,px30-vop-big°ÿFü ÍMµ–û(aclk_vopdclk_vophclk_vop345 †axiahbdclkn“Üp  ñdisabledport+! endpoint@0°<”!‘endpoint@1°<•!Diommu@ff460f00rockchip,iommu°ÿF ÍMµû (aclkifaceÜp u ñdisabled!“vop@ff470000rockchip,px30-vop-lit°ÿGü ÍN¶—ü(aclk_vopdclk_vophclk_vop789 †axiahbdclkn–Üp  ñdisabledport+! endpoint@0°<—!’endpoint@1°<˜!Eiommu@ff470f00rockchip,iommu°ÿG ÍN¶ü (aclkifaceÜp u ñdisabled!–isp@ff4a0000rockchip,px30-cif-isp°ÿJ€$ÍFIJ Ìispmimipi Â3´ú_(ispaclkhclkpclkn™š"dphyÜp  ñdisabledports+port@0°+iommu@ff4a8000rockchip,iommu°ÿJ€ ÍF´ú (aclkifaceÜp ‚u!™qos@ff518000rockchip,px30-qossyscon°ÿQ€ !qos@ff520000rockchip,px30-qossyscon°ÿR !$qos@ff52c000rockchip,px30-qossyscon°ÿRÀ !qos@ff538000rockchip,px30-qossyscon°ÿS€ !qos@ff538080rockchip,px30-qossyscon°ÿS€€ !qos@ff538100rockchip,px30-qossyscon°ÿS� !qos@ff538180rockchip,px30-qossyscon°ÿS�€ !qos@ff540000rockchip,px30-qossyscon°ÿT !qos@ff540080rockchip,px30-qossyscon°ÿT€ !qos@ff548000rockchip,px30-qossyscon°ÿT€ !qos@ff548080rockchip,px30-qossyscon°ÿT€€ ! qos@ff548100rockchip,px30-qossyscon°ÿT� !!qos@ff548180rockchip,px30-qossyscon°ÿT�€ !"qos@ff548200rockchip,px30-qossyscon°ÿT‚ !#qos@ff550000rockchip,px30-qossyscon°ÿU !qos@ff550080rockchip,px30-qossyscon°ÿU€ !qos@ff550100rockchip,px30-qossyscon°ÿU !qos@ff550180rockchip,px30-qossyscon°ÿU€ !qos@ff558000rockchip,px30-qossyscon°ÿU€ !qos@ff558080rockchip,px30-qossyscon°ÿU€€ !pinctrlrockchip,px30-pinctrlr+�›+ªgpio@ff040000rockchip,gpio-bank°ÿ ÍÂ&±Á´£!Tgpio@ff250000rockchip,gpio-bank°ÿ% ÍÂ\±Á´£!¦gpio@ff260000rockchip,gpio-bank°ÿ& ÍÂ]±Á´£!ugpio@ff270000rockchip,gpio-bank°ÿ' ÍÂ^±Á´£pcfg-pull-upÍ!žpcfg-pull-downÚpcfg-pull-noneé!�pcfg-pull-none-2maéöpcfg-pull-up-2maÍöpcfg-pull-up-4maÍö!Ÿpcfg-pull-none-4maéöpcfg-pull-down-4maÚöpcfg-pull-none-8maéö!¢pcfg-pull-up-8maÍö! pcfg-pull-none-12maéö !¤pcfg-pull-up-12maÍö !£pcfg-pull-none-smté !œpcfg-output-high pcfg-output-low &pcfg-input-highÍ 1!¡pcfg-input 1i2c0i2c0-xfer >œ œ!Si2c1i2c1-xfer >œœ!Xi2c2i2c2-xfer >œœ!Yi2c3i2c3-xfer > œ œ!Ztsadctsadc-otp-pin >�!ltsadc-otp-out >�!muart0uart0-xfer > ž ž!(uart0-cts > �!)uart0-rts > �!*uart1uart1-xfer >žž!Fuart1-cts >�!Guart1-rts >�!Huart2-m0uart2m0-xfer >žžuart2-m1uart2m1-xfer > žž!Iuart3-m0uart3m0-xfer >žžuart3m0-cts >�uart3m0-rts >�uart3-m1uart3m1-xfer >žž!Juart3m1-cts > �!Kuart3m1-rts > �!Luart4uart4-xfer >žž!Muart4-cts >�!Nuart4-rts >�!Ouart5uart5-xfer >žž!Puart5-cts >�!Quart5-rts >�!Rspi0spi0-clk >Ÿ![spi0-csn >Ÿ!\spi0-miso > Ÿ!]spi0-mosi > Ÿ!^spi0-clk-hs > spi0-miso-hs >  spi0-mosi-hs >  spi1spi1-clk >Ÿ!_spi1-csn0 > Ÿ!`spi1-csn1 > Ÿ!aspi1-miso >Ÿ!bspi1-mosi > Ÿ!cspi1-clk-hs > spi1-miso-hs > spi1-mosi-hs >  pdmpdm-clk0m0 >�pdm-clk0m1 >�pdm-clk1 >�pdm-sdi0m0 >�pdm-sdi0m1 >�pdm-sdi1 >�pdm-sdi2 >�pdm-sdi3 >�pdm-clk0m0-sleep >¡pdm-clk0m1-sleep >¡pdm-clk1-sleep >¡pdm-sdi0m0-sleep >¡pdm-sdi0m1-sleep >¡pdm-sdi1-sleep >¡pdm-sdi2-sleep >¡pdm-sdi3-sleep >¡i2s0i2s0-8ch-mclk >�i2s0-8ch-sclktx >�!,i2s0-8ch-sclkrx > �!-i2s0-8ch-lrcktx >�!.i2s0-8ch-lrckrx > �!/i2s0-8ch-sdo0 >�!0i2s0-8ch-sdo1 >�!2i2s0-8ch-sdo2 >�!4i2s0-8ch-sdo3 >�!6i2s0-8ch-sdi0 >�!1i2s0-8ch-sdi1 > �!3i2s0-8ch-sdi2 > �!5i2s0-8ch-sdi3 >�!7i2s1i2s1-2ch-mclk >�i2s1-2ch-sclk >�!8i2s1-2ch-lrck >�!9i2s1-2ch-sdi >�!:i2s1-2ch-sdo >�!;i2s2i2s2-2ch-mclk >�i2s2-2ch-sclk >�!<i2s2-2ch-lrck >�!=i2s2-2ch-sdi >�!>i2s2-2ch-sdo >�!?sdmmcsdmmc-clk >¢!vsdmmc-cmd > !wsdmmc-det > !xsdmmc-bus1 > sdmmc-bus4@ >    !ysdiosdio-clk >�!}sdio-cmd >ž!|sdio-bus4@ >žžžž!{emmcemmc-clk > ¢!emmc-cmd >  !€emmc-rstnout > �emmc-bus1 > emmc-bus4@ >    emmc-bus8€ >        !�emmc-reset > �!¥flashflash-cs0 >�!‰flash-rdy > �!‹flash-dqs > �!�flash-ale > �!†flash-cle > �!ˆflash-wrn > �!Œflash-csl >�flash-rdn >�!Šflash-bus8€ >££££££££!‡sfcsfc-bus4@ >����!…sfc-bus2 >��sfc-cs0 >�!„sfc-clk > �!ƒlcdclcdc-rgb-dclk-pin >¤lcdc-rgb-m0-hsync-pin >¤lcdc-rgb-m0-vsync-pin >¤lcdc-rgb-m0-den-pin >¤lcdc-rgb888-m0-data-pins€ >¢¢¢¢ ¢ ¢ ¢¢¢¢ ¢ ¢¢¢¢¢¢¢¢¢¢¢¢¢lcdc-rgb666-m0-data-pins >¢¢¢¢ ¢ ¢ ¢¢¢¢ ¢ ¢¢¢¢¢¢¢lcdc-rgb565-m0-data-pins >¢¢¢¢ ¢ ¢ ¢¢¢¢ ¢ ¢¢¢¢¢lcdc-rgb888-m1-data-pins >¢¢ ¢ ¢ ¢¢¢¢¢¢¢¢¢¢¢¢¢lcdc-rgb666-m1-data-pins° >¢¢ ¢ ¢ ¢¢¢¢¢¢¢lcdc-rgb565-m1-data-pins� >¢¢ ¢ ¢ ¢¢¢¢¢pwm0pwm0-pin >�!dpwm1pwm1-pin >�!epwm2pwm2-pin > �!fpwm3pwm3-pin >�!gpwm4pwm4-pin >�!hpwm5pwm5-pin >�!ipwm6pwm6-pin >�!jpwm7pwm7-pin >�!kgmacrmii-pins� >¤¤¤����� �!smac-refclk-12ma > ¤!tmac-refclk > �cif-m0cif-clkout-m0 > �dvp-d2d9-m0À >��������� � � �dvp-d0d1-m0 > ��d10-d11-m0 >��cif-m1cif-clkout-m1 >�dvp-d2d9-m1À >���� � �������dvp-d0d1-m1 >��d10-d11-m1 >��ispisp-prelight >�pmicpmic_int >ž!Uledsblue-led > �!©green-led > �!ªsdio-pwrseqwifi-enable-h >�!«emmc-pwrseqmmc-pwrseq-emmch¥Zdefault L¦ !‚vcc5v0-sys-regulatorregulator-fixed çvcc5v0_sys;OöLK@LK@ X§!Vchosen cserial2:115200n8dc-12v-regulatorregulator-fixedçdc_12v;Oö··!¬adc-keys adc-keys o¨ {buttons Œã` ¦dbutton-recovery ´Recovery ºh ÅFPleds gpio-ledsZdefaulth©ªblue-led ß åon óheartbeat R¦  ´px30-mb-jd4:blue:work üheartbeatgreen-led ß åon ópower R¦  ´px30-mb-jd4:blue:diy üdefault-onsdio-pwrseqmmc-pwrseq-simpleZdefaulth« LT!~vcc5v0-baseboard-regulatorregulator-fixedçvcc5v0_baseboard;OöLK@LK@ X¬!§ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1ethernet0mmc0mmc1mmc2device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0rockchip,grfresetsreset-names#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,outputremote-endpointrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendnum-cs#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modeclock_in_outphy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usbus-widthfifo-depthmax-frequencycap-mmc-highspeedcap-sd-highspeedcard-detect-delaysd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplykeep-power-in-suspendnon-removablemmc-pwrseqmmc-hs200-1_8vmali-supplyiommus#iommu-cellsrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsreset-gpiosvin-supplystdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltcolordefault-statefunctionlinux,default-trigger