Ð þí'×8$|([$D$renesas,rzv2mevk2renesas,r9a09g011 &RZ/V2M Evaluation Kit 2.0extal fixed-clock,9ÜlIcpus cpu-mapcluster0core0Qcpu@0arm,cortex-a53UYcpue v«Icache-controller-0cache}‹Isoc simple-bus— ¨interrupt-controller@82010000 arm,gic-400¯ À@U‚‚‚‚ Õ  vàclkImmc@85000000*renesas,sdhi-r9a09g011renesas,rzg2l-sdhiU… Õde0vàcoreclkhcdaclkìóokaydefaultstate_uhs*6CMZmmc@85010000*renesas,sdhi-r9a09g011renesas,rzg2l-sdhiU… Õfg0vàcoreclkhcdaclkìó disabledmmc@85020000*renesas,sdhi-r9a09g011renesas,rzg2l-sdhiU… Õbc0vàcoreclkhcdaclkìóokay  defaultstate_uhs*6 Chw}…“ª ëÂusb3drd@850704000renesas,r9a09g011-usb3drdrenesas,rzv2m-usb3drdU…$Õòóô ¸drdbcgpiv#$àaxiregìó¨ okayusb@85060000*renesas,r9a09g011-xhcirenesas,rzv2m-xhciU…  Õõv"$àaxiregìóokayI usb3peri@850700004renesas,r9a09g011-usb3-perirenesas,rzv2m-usb3-periU… Õöv#$àaxiregìóokayÈ Òports port@0Uendpointâ Iport@1Uendpointâ Iethernet@a33000002renesas,etheravb-r9a09g011renesas,etheravb-rzv2mU£0\Õûüýþÿ     Œ¸ch0ch1ch2ch3ch4ch5ch6ch7ch8ch9ch10ch11ch12ch13ch14ch15ch16ch17ch18ch19ch20ch21diadiberr_aerr_bmgmt_amgmt_bline3$v%&' àaxichigptpìó okayògmiiethernet-phy@04ethernet-phy-id001c.c916ethernet-phy-ieee802.3-c22UIclock-controller@a3500000renesas,r9a09g011-cpgU£Pvàextal,)Ipwc@a3700000(renesas,r9a09g011-pwcrenesas,rzv2m-pwcU£p=MokayYIsystem-controller@a3f03000renesas,r9a09g011-sysU£ð0spi@a4020000renesas,rzv2m-csiU¤€ Õâv‰„ àcsiclkpclkì5ó  disabledspi@a4020200renesas,rzv2m-csiU¤€ Õæv�… àcsiclkpclkì6ó  disabledi2c@a4030000 (renesas,r9a09g011-i2crenesas,rzv2m-i2cU¤€Õèì¸tiatis vQì7óokaydefault9€hd3ss3220@47 ti,hd3ss3220UGports port@0UendpointâIport@1UendpointâI i2c@a4030100 (renesas,r9a09g011-i2crenesas,rzv2m-i2cU¤€Õêî¸tiatis v[ì8óokaydefault9† serial@a4040000'renesas,r9a09g011-uartrenesas,em-uartU¤€ Õðv‡† àsclkpclkokaydefaultqwatchdog@a4050000(renesas,r9a09g011-wdtrenesas,rzv2m-wdtU¤€vef àpclkoscclk Õ+ì:óokaypinctrl@b6250000renesas,r9a09g011-pinctrlU¶%=M�`ÔÕDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghij vóìIemmcI data �”ctrl�  ”i2c0�PQIi2c2�89Isd0Idata�‚ƒ„…” äctrl�€�” äcd�‡” äsd0-uhsIdata�‚ƒ„…”ctrl�€�”cd�‡”uart0�0123Itimerarm,armv8-timer@¡   ¸sec-physphysvirthyp-physaliasesµ/soc/serial@a4040000½/soc/ethernet@a3300000chosenÇserial0:115200n8connectorusb-c-connectorÓUSB-CÙdualports port@0UendpointâI port@1UendpointâImemory@58000000YmemoryUX(memory@180000000YmemoryU€€regulator-1v8regulator-fixed ãfixed-1.8Vòw@ w@"4I regulator-3v3regulator-fixed ãfixed-3.3Vò2Z  2Z "4Iregulator-vccq-sdhi0regulator-gpio ãSDHI0 VccQòw@ 2Z  HNT2Z w@I compatible#address-cells#size-cellsmodel#clock-cellsclock-frequencyphandlecpuregdevice_typenext-level-cacheclockscache-unifiedcache-levelinterrupt-parentranges#interrupt-cellsinterrupt-controllerinterruptsclock-namesresetspower-domainsstatuspinctrl-0pinctrl-1pinctrl-namesvmmc-supplyvqmmc-supplybus-widthsd-uhs-sdr50sd-uhs-sdr104mmc-hs200-1_8vno-sdno-sdionon-removablefixed-emmc-driver-typemax-frequencyinterrupt-namescompanionusb-role-switchremote-endpointrenesas,no-ether-linkphy-handlephy-mode#reset-cells#power-domain-cellsgpio-controller#gpio-cellsrenesas,rzv2m-pwc-poweruart-has-rtsctsgpio-rangespinmuxpower-sourceinterrupts-extendedserial0ethernet0stdout-pathlabeldata-roleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-ongpiosgpios-states