Ð þí~u8w@(5w  ,Xiaomi Mi A3!2xiaomi,laurel-sproutqcom,sm6125=handsetJŠV chosen dframebuffer@5c0000002simple-framebufferk\DŽoÐu| @ ƒa8r8g8b8clocksxo-board 2fixed-clockŠ—$ø§sleep-clk 2fixed-clockŠ—ü ¯sleep_clk§cpus cpu@0Âcpu 2qcom,kryo260kÎpsciÜï§l2-cache2cache §cpu@1Âcpu 2qcom,kryo260kÎpsciÜï§cpu@2Âcpu 2qcom,kryo260kÎpsciÜï§cpu@3Âcpu 2qcom,kryo260kÎpsciÜï§cpu@100Âcpu 2qcom,kryo260kÎpsciÜfï§l2-cache2cache §cpu@101Âcpu 2qcom,kryo260kÎpsciÜfï§ cpu@102Âcpu 2qcom,kryo260kÎpsciÜfï§ cpu@103Âcpu 2qcom,kryo260kÎpsciÜfï§ cpu-mapcluster0core0core1core2core3cluster1core0core1 core2 core3 firmwarescm2qcom,scm-sm6125qcom,scmmemory@40000000k@Âmemorypmu2arm,armv8-pmuv3 +psci 2arm,psci-1.0Õsmcremoteproc#2qcom,sm6125-rpm-procqcom,rpm-procglink-edge2qcom,glink-rpm +Â6 G rpm-requests#2qcom,rpm-sm6125qcom,glink-smd-rpm Nrpm_requestsclock-controller2qcom,rpmcc-sm6125qcom,rpmccŠbixo§power-controller2qcom,sm6125-rpmpdu‰§opp-table2operating-points-v2§opp1�§Yopp2� opp3�0opp4�@§Qopp5�€§Ropp6�À§Sopp7�§Topp8�@opp9�€§Uopp10� regulators-02qcom,rpm-pm6125-regulatorss6§H@¿²°l1§O€¿*@l2§B@¿l3§B@¿<@l4§ N@¿ä€×§(l5§%€¿-p×§"l6§Ê¿ €l7§ N@¿ä€§l8§€¿ Àl9§w@¿î@l10§w@¿î@×§l11§w@¿É×§%l12§w@¿tàl13§w@¿ô@l14§w@¿ €l15§/]¿1Q§l16§w@¿ €l17§ ¿åÀl18§O€¿I€×§&l19§%€¿- @l20§%€¿- @l21§'¬@¿+”@l22§,ì¿-p×§!l23§-ÆÀ¿3á@l24§,ì¿-p×§$reserved-memory dmemory@45700000kEp`ðmemory@45e00000kEàðmemory@45fff000kEÿððmemory@46000000kF ð§memory@46200000kF Ððmemory@4ab00000kJ°Pðmemory@4b000000kKàðmemory@52e00000kRàPðmemory@53300000kS0 ðmemory@53500000kSPàðmemory@55300000kU0àðmemory@57100000kWðmemory@57110000kWPðmemory@57115000kWP ðmemory@5c000000k\ððmemory@5cf00000k\ððmemory@5f800000k_€àðmemory@5e400000k^@@ðmemory@f3000000kó@ðmemory@f3400000kó@€ðmemory@13fc00000k?À@ðdebug@ffb00000kÿ° ðlastlog@ffbc0000kÿ¼ðramoops@ffc000002ramoopskÿÄ ÷memory@ffd00000kÿÔðsmem 2qcom,smem(soc@0 dÿÿÿÿ 2simple-bushwlock@3400002qcom,tcsr-mutexk40§pinctrl@5000002qcom,sm6125-tlmmkP@�@Ð@>westsoutheast +ãHX†dp…–§sdc2-off-state§ clk-pins «sdc2_clk°¿cmd-pins «sdc2_cmd°Ìdata-pins «sdc2_data°Ìsd-cd-pins«gpio98Ùgpio°¿sdc2-on-state§clk-pins «sdc2_clk°¿cmd-pins «sdc2_cmd° Ìdata-pins «sdc2_data° Ìsd-cd-pins«gpio98Ùgpio°Ìqup-i2c0-default-state «gpio0gpio1Ùqup00°¿§)qup-i2c0-sleep-state «gpio0gpio1Ùgpio°Ì§*qup-i2c1-default-state «gpio4gpio5Ùqup01°¿§.qup-i2c1-sleep-state «gpio4gpio5Ùgpio°Ì§/qup-i2c2-default-state «gpio6gpio7Ùqup02°¿§0qup-i2c2-sleep-state «gpio6gpio7Ùgpio°Ì§1qup-i2c3-default-state«gpio14gpio15Ùqup03°¿§4qup-i2c3-sleep-state«gpio14gpio15Ùgpio°Ì§5qup-i2c4-default-state«gpio16gpio17Ùqup04°¿§6qup-i2c4-sleep-state«gpio16gpio17Ùgpio°Ì§7qup-i2c5-default-state«gpio22gpio23Ùqup10°¿§8qup-i2c5-sleep-state«gpio22gpio23Ùgpio°Ì§9qup-i2c6-default-state«gpio30gpio31Ùqup11°¿§=qup-i2c6-sleep-state«gpio30gpio31Ùgpio°Ì§>qup-i2c7-default-state«gpio28gpio29Ùqup12°¿§Aqup-i2c7-sleep-state«gpio28gpio29Ùgpio°Ì§Bqup-i2c8-default-state«gpio18gpio19Ùqup13°¿§Cqup-i2c8-sleep-state«gpio18gpio19Ùgpio°Ì§Dqup-i2c9-default-state«gpio10gpio11Ùqup14°¿§Gqup-i2c9-sleep-state«gpio10gpio11Ùgpio°Ì§Hqup-spi0-default-state«gpio0gpio1gpio2gpio3Ùqup00°¿§,qup-spi0-sleep-state«gpio0gpio1gpio2gpio3Ùgpio°¿§-qup-spi2-default-state«gpio6gpio7gpio8gpio9Ùqup02°¿§2qup-spi2-sleep-state«gpio6gpio7gpio8gpio9Ùgpio°¿§3qup-spi5-default-state«gpio22gpio23gpio24gpio25Ùqup10°¿§;qup-spi5-sleep-state«gpio22gpio23gpio24gpio25Ùgpio°¿§<qup-spi6-default-state«gpio30gpio31gpio32gpio33Ùqup11°¿§?qup-spi6-sleep-state«gpio30gpio31gpio32gpio33Ùgpio°¿§@qup-spi8-default-state«gpio18gpio19gpio20gpio21Ùqup13°¿§Equp-spi8-sleep-state«gpio18gpio19gpio20gpio21Ùgpio°¿§Fqup-spi9-default-state«gpio10gpio11gpio12gpio13Ùqup14°¿§Iqup-spi9-sleep-state«gpio10gpio11gpio12gpio13Ùgpio°¿§Jclock-controller@14000002qcom,gcc-sm6125k@Šuibi_tcxosleep_clk b§phy@16130002qcom,msm8996-qusb2-phyka0€âb icfg_ahbrefíôokayû§Kspmi@1c400002qcom,spmi-pmic-arb(kÄààð À `>corechnlsobsrvrintrcnfg +periph_irq +·;C p…pmic@02qcom,pm6125qcom,spmi-pmick pon@8002qcom,pm8998-ponkP`pwrkey2qcom,pm8941-pwrkey+n= wtÌôokayresin2qcom,pm8941-resin+n= Ìôokaywrtemp-alarm@24002qcom,spmi-temp-alarmk$+$‚ŽthermalŸ§Zadc@31002qcom,spmi-adc5k1 +1µÇdefaultÕ§channel@0kßðref_gndchannel@1kß ðvref_1p25channel@6kß ðdie_tempchannel@83kƒßðvph_pwrchannel@85k…ßðvcoinchannel@4ckLßöÈ  ðxo_thermchannel@4dkM öÈß ðrf_pa0_thermchannel@4ekN öÈß ðquiet_thermchannel@52kR öÈßðcamera_flash_thermchannel@54kT öÈßðemmc_ufs_thermadc-tm@35002qcom,spmi-adc-tm5k5+5 Ÿôokay§[rf-pa0-therm@0k‚M Èquiet-therm@1k‚N Èxo-therm@2k‚L Èrtc@60002qcom,pm8941-rtck`a >rtcalarm+a ôdisabledgpio@c000 2qcom,pm6125-gpioqcom,spmi-gpiokÀHX dp…§camera-flash-therm-state«gpio3Ùnormal2§emmc-ufs-therm-state«gpio6Ùnormal2§vol-up-n-state«gpio5ÙnormalF̧\pmic@12qcom,pm6125qcom,spmi-pmicksram@45f00002qcom,rpm-msg-ramk_p§ mmc@4744000$2qcom,sm6125-sdhciqcom,sdhci-msm-v5kt@tP >hccqhci+\`+hc_irqpwr_irqb£¤iifacecorexo S`Zhd,x€sˆ’  ôdisabledmmc@4784000$2qcom,sm6125-sdhciqcom,sdhci-msm-v5kx@>hc+^a+hc_irqpwr_irqb¨©iifacecorexo S€Õ­ ÇdefaultsleepZhd,x€sˆôokay ·bÀ!Ì"Ùáufs@4804000+2qcom,sm6125-ufshcqcom,ufshcjedec,ufs-2.0k€@0�€>stdice +d@b¯¬®·¶µ±iicore_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkice_core_clk@èúð€N<4`ðÑ€xhÀá£íörst#ufsphy Sôokay%$0%= 'ÀN 'Àa&§'phy@48070002qcom,sm6125-qmp-ufs-phyk€p ¸b³Ðirefref_auxqrefí'öufsphyZâôokayp(§#dma-controller@4a00000(2qcom,sm6125-gpi-dmaqcom,sdm845-gpi-dmak `+OPQRSTUV€� S6ž ôdisabled§+geniqup@4ac00002qcom,geni-se-qupk¬ bŸ  im-ahbs-ahb S# d ôdisabledi2c@4a800002qcom,geni-i2ck¨@b…ise +GÕ)­*Çdefaultsleep ©++®txrx  ôdisabledspi@4a800002qcom,geni-spik¨@b…ise +GÕ,­-Çdefaultsleep ©++®txrx  ôdisabledi2c@4a840002qcom,geni-i2ck¨@@b‡ise +HÕ.­/Çdefaultsleep ©++®txrx  ôdisabledi2c@4a880002qcom,geni-i2ck¨€@b‰ise +IÕ0­1Çdefaultsleep ©++®txrx  ôdisabledspi@4a880002qcom,geni-spik¨€@b‰ise +IÕ2­3Çdefaultsleep ©++®txrx  ôdisabledi2c@4a8c0002qcom,geni-i2ck¨À@b‹ise +JÕ4­5Çdefaultsleep ©++®txrx  ôdisabledi2c@4a900002qcom,geni-i2ck©@b�ise +KÕ6­7Çdefaultsleep ©++®txrx  ôdisableddma-controller@4c00000(2qcom,sm6125-gpi-dmaqcom,sdm845-gpi-dmakÀ`+:;<=>?@A€� SVž ôdisabled§:geniqup@4cc00002qcom,geni-se-qupkÌ b¡¢ im-ahbs-ahb SC d ôdisabledi2c@4c800002qcom,geni-i2ckÈ@b“ise +4Õ8­9Çdefaultsleep ©::®txrx  ôdisabledspi@4c800002qcom,geni-spikÈ@b“ise +4Õ;­<Çdefaultsleep ©::®txrx  ôdisabledi2c@4c840002qcom,geni-i2ckÈ@@b•ise +5Õ=­>Çdefaultsleep ©::®txrx  ôdisabledspi@4c840002qcom,geni-spikÈ@@b•ise +5Õ?­@Çdefaultsleep ©::®txrx  ôdisabledi2c@4c880002qcom,geni-i2ckÈ€@b—ise +6ÕA­BÇdefaultsleep ©::®txrx  ôdisabledi2c@4c8c0002qcom,geni-i2ckÈÀ@b™ise +7ÕC­DÇdefaultsleep ©::®txrx  ôdisabledspi@4c8c0002qcom,geni-spikÈÀ@b™ise +7ÕE­FÇdefaultsleep ©::®txrx  ôdisabledi2c@4c900002qcom,geni-i2ckÉ@b›ise +8ÕG­HÇdefaultsleep ©::®txrx  ôdisabledspi@4c900002qcom,geni-spikÉ@b›ise +8ÕI­JÇdefaultsleep ©::®txrx  ôdisabledusb@4ef88002qcom,sm6125-dwc3qcom,dwc3kïˆ d0bd¹­½»Í&icfg_noccoreifacesleepmock_utmixo¸»¹È$øù@«0+.þ¦*+pwr_eventqusb2_phyhs_phy_irqss_phy_irqZÝôokayusb@4e00000 2snps,dwc3kàÍ +ÿ SK usb2-phyú +high-speed 9peripheralALsram@46900002qcom,rpm-statskidisplay-subsystem@5e000002qcom,sm6125-mdsskà>mdss +ºp…bfMMiifaceahbcoreZM S d ôdisabled§Ndisplay-controller@5e010002qcom,sm6125-dpukà2ë  >mdpvbifN+8bhMMMMMi&ibusifacerotlutcorevsyncthrottle¸MÈ$ø‰OZports port@0kendpointHP§Xopp-table2operating-points-v2§Oopp-192000000X q°_Qopp-256000000XB@_Ropp-307200000XO€_Sopp-384000000Xã`_Topp-400000000Xׄ_Udsi@5e94000(2qcom,sm6125-dsi-ctrlqcom,mdss-dsi-ctrlké@ >dsi_ctrlN+0bMMMMMh$ibytebyte_intfpixelcoreifacebus¸MMmVV‰WZVdsi  ôdisabledports port@0kendpointHX§Pport@1kendpointopp-table2operating-points-v2§Wopp-164000000X Æq_Qopp-187500000X -à_Rphy@5e944002qcom,sm6125-dsi-phy-14nmkéDéEéHˆ>dsi_phydsi_phy_lanedsi_pllŠâbM iifaceref_TZ ôdisabled§Vclock-controller@5f000002qcom,sm6125-dispcckð4bVVfg£ibi_tcxodsi0_phy_pll_out_byteclkdsi0_phy_pll_out_dsiclkdsi1_phy_pll_out_dsiclkdp_phy_pll_link_clkdp_phy_pll_vco_div_clkcfg_ahb_clkgcc_disp_gpll0_div_clk_src_YZŠu§Miommu@c600000/2qcom,sm6125-smmu-500qcom,smmu-500arm,mmu-500k ` +QXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—„—§mailbox@f111000;2qcom,sm6125-apcs-hmss-globalqcom,msm8994-apcs-kpss-globalk¤§ timer@f1200002arm,armv7-timer-mem dk—$øframe@f121000°+k frame@f123000° + k0 ôdisabledframe@f124000° + k@ ôdisabledframe@f125000° + kP ôdisabledframe@f126000° + k` ôdisabledframe@f127000° + kp ôdisabledframe@f128000° +k€ ôdisabledinterrupt-controller@f200000 2arm,gic-v3k 0…p + §timer2arm,armv8-timer0+—$øthermal-zonespm6125-thermal½dÓZtripstrip0ãsïEpassivetrip1ãÁ8ïEhottrip2ã6hï Ecriticalrf-pa0-thermalÓ[tripsactive-config0ãèHïè Ecriticalquiet-thermalÓ[tripsactive-config0ãèHïè Ecriticalxo-thermalÓ[tripsactive-config0ãèHïè Ecriticalusb-id2linux,extcon-usb-gpio úf§Lgpio-keys 2gpio-keysÕ\Çdefaultkey-volume-up ðVolume Up ºws' interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typeqcom,msm-idqcom,board-idrangesregwidthheightstrideformat#clock-cellsclock-frequencyphandleclock-output-namesdevice_typeenable-methodcapacity-dmips-mhznext-level-cachecache-levelcache-unifiedcpu#reset-cellsinterruptsqcom,rpm-msg-rammboxesqcom,glink-channelsclocksclock-names#power-domain-cellsoperating-points-v2opp-levelregulator-min-microvoltregulator-max-microvoltregulator-allow-set-loadno-maprecord-sizeconsole-sizepmsg-sizememory-regionhwlocks#hwlock-cellsreg-namesgpio-controllergpio-ranges#gpio-cellsinterrupt-controller#interrupt-cellsgpio-reserved-rangespinsdrive-strengthbias-disablebias-pull-upfunction#phy-cellsresetsstatusvdd-supplyvdda-pll-supplyvdda-phy-dpdm-supplyinterrupt-namesqcom,eeqcom,channelmode-bootloadermode-recoverydebouncelinux,codeio-channelsio-channel-names#thermal-sensor-cells#io-channel-cellspinctrl-namespinctrl-0qcom,pre-scalinglabelqcom,hw-settle-timeqcom,ratiometricqcom,hw-settle-time-usbias-high-impedanceinput-enableiommuspower-domainsqcom,dll-configqcom,ddr-configbus-widthnon-removablesupports-cqepinctrl-1cd-gpiosvmmc-supplyvqmmc-supplyno-sdiono-mmcfreq-table-hzreset-namesphysphy-nameslanes-per-directionvcc-supplyvccq2-supplyvcc-max-microampvccq2-max-microampvdd-hba-supplyvdda-phy-supplydma-channelsdma-channel-mask#dma-cellsdmasdma-namesassigned-clocksassigned-clock-ratesqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkmaximum-speeddr_modeextconremote-endpointopp-hzrequired-oppsassigned-clock-parents#global-interrupts#iommu-cells#mbox-cellsframe-numberpolling-delay-passivethermal-sensorstemperaturehysteresisid-gpiosdebounce-intervallinux,can-disablewakeup-source