Ð þí‡ 8~ü(~Ä (,Qualcomm Technologies, Inc. QRU1000 IDP2qcom,qru1000-idpqcom,qru1000 =embeddedchosenJserial0:115200n8cpus cpu@0Vcpu2arm,cortex-a55bfmpsci{‰psciœ®¿ l2-cache2cacheÇÓ®¿l3-cache2cacheÇÓ¿cpu@100Vcpu2arm,cortex-a55bfmpsci{‰psciœ®¿ l2-cache2cacheÇÓ®¿cpu@200Vcpu2arm,cortex-a55bfmpsci{‰psciœ® ¿l2-cache2cacheÇÓ®¿ cpu@300Vcpu2arm,cortex-a55bfmpsci{ ‰psciœ® ¿l2-cache2cacheÇÓ®¿ cpu-mapcluster0core0á core1á core2ácore3áidle-statesåpscicpu-sleep-02arm,idle-stateòà^$@;¿domain-idle-statescluster-sleep-02domain-idle-stateòH æ$AD¿cluster-sleep-12domain-idle-stateò M·'$A3D¿firmwarescm2qcom,scm-qdu1000qcom,scminterconnect-02qcom,qdu1000-mc-virtL\¿Hinterconnect-12qcom,qdu1000-clk-virtL\¿memory@80000000Vmemoryb€pmu2arm,cortex-a55-pmu ppsci 2arm,psci-1.0tsmcpower-domain-cpu0{{�¿power-domain-cpu1{{�¿power-domain-cpu2{{�¿power-domain-cpu3{{�¿ power-domain-cluster{�¿reserved-memory ¢hyp@80000000b€`©xbl-dt-log@80600000b€`©xbl-ramdump@80640000b€d©aop-image@80800000b€€©aop-cmd-db@80860000 2qcom,cmd-dbb€†©aop-config@80880000b€ˆ©tme-crash-dump@808a0000b€Š©tme-log@808e0000b€Ž@©uefi-log@808e4000b€Ž@©smem@80900000 2qcom,smemb€� ©°cpucp-fw@80b00000b€°©memory@80c00000b€À©tz-stat@81d00000b�Щtags@81e00000b�àP©qtee@82300000b‚0P©ta@82800000b‚€ ©fs1@83200000bƒ @©fs2@83600000bƒ`@©fs3@83a00000bƒ @©ipa-fw@8be00000b‹à©ipa-gsi@8be10000b‹á@©mpss@8c000000bŒÀ©q6-mpss-dtb@9ec00000bžÀ©ipa-buffer@c3200000bà À©oem-tenx@a0000000b @©mpss-diag-buffer@aea00000b® @©tenx-q6-buffer@b4e00000b´à ©ecc-meta-data@f0000000bð©tenx-sp-buffer@800000000b€©soc@0 2simple-bus ¢¸clock-controller@800002qcom,qdu1000-gccbBfÃÐ{¿clock-controller@2800002qcom,qdu1000-ecpriccb(8fÃÐdma-controller@900000)2qcom,qdu1000-gpi-dmaqcom,sm6350-gpi-dmab��pôõö÷øùúûüýþÿÝ ê? ûögeniqup@9c00002qcom,geni-se-qupbœ fZ[  m-ahbs-ahb ûã 'qup-core ¢:okayserial@9800002qcom,geni-uartb˜@f8 seAKdefault pY :disabledi2c@9840002qcom,geni-i2cb˜@@f: se pZAKdefault  :disabledspi@9840002qcom,geni-spib˜@@  pZf: seAKdefault :disabledi2c@9880002qcom,geni-i2cb˜€@f< se p[AKdefault  :disabledspi@9880002qcom,geni-spib˜€@  p[f< seA !Kdefault :disabledi2c@98c0002qcom,geni-i2cb˜À@f> se p\A"Kdefault  :disabledspi@98c0002qcom,geni-spib˜À@  p\f> seA#$Kdefault :disabledi2c@9900002qcom,geni-i2cb™@f@ se p]A%Kdefault  :disabledspi@9900002qcom,geni-spib™@  p]f@ seA&'Kdefault :disabledi2c@9940002qcom,geni-i2cb™@@fB se p^A(Kdefault  :disabledspi@9940002qcom,geni-spib™@@  p^fB seA)*Kdefault :disabledi2c@9980002qcom,geni-i2cb™€@fD se p_A+Kdefault  :disabledspi@9980002qcom,geni-spib™€@  p_fD seA,-Kdefault :disabledserial@99c0002qcom,geni-debug-uartb™À@fF seA./Kdefault p`:okaydma-controller@a00000)2qcom,qdu1000-gpi-dmaqcom,sm6350-gpi-dmab �p%&'()*Ý ê? ûgeniqup@ac00002qcom,geni-se-qupb¬ f\]  m-ahbs-ahb û ¢ :disabledserial@a800002qcom,geni-uartb¨@fJ seA0Kdefault pa  :disabledi2c@a840002qcom,geni-i2cb¨@@fL se pbA1Kdefault  :disabledspi@a840002qcom,geni-spib¨@@  pbfL seA23Kdefault :disabledi2c@a880002qcom,geni-i2cb¨€@fN se pcA4Kdefault  :disabledspi@a880002qcom,geni-spib¨€@  pcfN seA56Kdefault :disabledi2c@a8c0002qcom,geni-i2cb¨À@fP se pdA7Kdefault  :disabledspi@a8c0002qcom,geni-spib¨À@  pdfP seA89Kdefault :disabledi2c@a900002qcom,geni-i2cb©@fR se peA:Kdefault  :disabledspi@a900002qcom,geni-spib©@  pefR seA;<Kdefault :disabledi2c@a940002qcom,geni-i2cb©@@fT se pfA=Kdefault  :disabledserial@a940002qcom,geni-uartb©@@fT seA>Kdefault pf  :disabledspi@a940002qcom,geni-spib©@@  pffT seA?@Kdefault :disabledi2c@a980002qcom,geni-i2cb©€@fV se pkAAKdefault  :disabledspi@a980002qcom,geni-spib©€@  pkfV seABCKdefault :disabledi2c@a9c0002qcom,geni-i2cb©À@fX se pmADKdefault  :disabledspi@a9c0002qcom,geni-spib©À@  pmfX seAEFKdefault :disabledinterconnect@16400002qcom,qdu1000-system-nocbdP€L\¿Ghwlock@1f400002qcom,tcsr-mutexbôY¿mmc@8804000%2qcom,qdu1000-sdhciqcom,sdhci-msm-v5 b€@€P ghccqhcipÏßqhc_irqpwr_irqf^_ ifacecorexo�0GHIG,'sdhc-ddrcpu-sdhc{JˆK û€œ©³d,Àh :disabledopp-table2operating-points-v2¿Kopp-384000000Óã`ÚLècœ8@ö€phy@88e300012qcom,qdu1000-usb-hs-phyqcom,usb-snps-hs-7nm-phybŽ0 fl ref� :okayMN,O¿Rphy@88e50002qcom,qdu1000-qmp-usb3-uni-phybŽP  fsluv auxrefcom_auxpipe� :phyphy_phyÃFusb3_uni_phy_pipe_clk_src:okayYMP¿Susb@a6f88002qcom,qdu1000-dwc3qcom,dwc3b oˆ ¢ fmro cfg_noccoresleepmock_utmiiomy$ø ëÂDŽ‚ƒQQ Q<qpwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq{ÚL�0GHIG3'usb-ddrapps-usb:okayusb@a600000 2snps,dwc3b `Í p… ûÀ¢»ÓRSØusb2-phyusb3-phy âperipheralports port@0bendpointport@1bendpointinterrupt-controller@b2200002qcom,qdu1000-pdcqcom,pdc b "@ðd<êà î(6^a}?ú ¿Qspmi@c4000002qcom,spmi-pmic-arbPb @0 P@ D L BÐ@gcorechnlsobsrvrintrcnfg ŽQ qperiph_irq (  úpmic@02qcom,pm8150qcom,spmi-pmicb pon@8002qcom,pm8998-ponb5Epwrkey2qcom,pm8941-pwrkeypS= \it :disabledresin2qcom,pm8941-resinpS= \ :disabledtemp-alarm@24002qcom,spmi-temp-alarmb$p$tT€thermal‘¿^adc@31002qcom,spmi-adc5b1 §p1¿Tchannel@0b¹Êref_gndchannel@1b¹ Êvref_1p25channel@6b¹ Êdie_tempadc-tm@35002qcom,spmi-adc-tm5b5p5‘  :disabledrtc@60002qcom,pm8941-rtcb`a grtcalarmpagpio@c000 2qcom,pm8150-gpioqcom,spmi-gpiobÀÐàU ì ú¿Upmic@12qcom,pm8150qcom,spmi-pmicb pinctrl@f0000002qcom,qdu1000-tlmmb pÐÐì úàV—øQ¿Vqup-uart0-default-stategpio6gpio7gpio8gpio9 qup00¿qup-i2c1-data-clk-stategpio10gpio11 qup01)\¿qup-spi1-data-clk-stategpio10gpio11gpio12 qup01)8¿qup-spi1-cs-stategpio13 gpio)8¿qup-i2c2-data-clk-stategpio12gpio13 qup02)\¿qup-spi2-data-clk-stategpio12gpio13gpio10 qup02)8¿ qup-spi2-cs-stategpio11 gpio)8¿!qup-i2c3-data-clk-stategpio14gpio15 qup03)\¿"qup-spi3-data-clk-stategpio14gpio15gpio16 qup03)8¿#qup-spi3-cs-stategpio17 gpio)8¿$qup-i2c4-data-clk-stategpio16gpio17 qup04)\¿%qup-spi4-data-clk-stategpio16gpio17gpio14 qup04)8¿&qup-spi4-cs-stategpio15 gpio)8¿'qup-i2c5-data-clk-stategpio130gpio131 qup05)\¿(qup-spi5-data-clk-stategpio130gpio131gpio132 qup05)8¿)qup-spi5-cs-stategpio133 gpio)8¿*qup-i2c6-data-clk-stategpio132gpio133 qup06)\¿+qup-spi6-data-clk-stategpio132gpio133gpio130 qup06)8¿,qup-spi6-cs-stategpio131 gpio)8¿-qup-uart7-rx-stategpio135 qup07)8¿/qup-uart7-tx-stategpio134 qup07)8¿.qup-uart8-default-stategpio18gpio19gpio20gpio21 qup10¿0qup-i2c9-data-clk-stategpio22gpio23 qup11)\¿1qup-spi9-data-clk-stategpio22gpio23gpio24 qup11)8¿2qup-spi9-cs-stategpio25 gpio)8¿3qup-i2c10-data-clk-stategpio24gpio25 qup12)\¿4qup-spi10-data-clk-stategpio24gpio25gpio22 qup12)8¿5qup-spi10-cs-stategpio23 gpio)8¿6qup-i2c11-data-clk-stategpio26gpio27 qup13)\¿7qup-spi11-data-clk-stategpio26gpio27gpio28 qup13)8¿8qup-spi11-cs-stategpio29 gpio)8¿9qup-i2c12-data-clk-stategpio28gpio29 qup14)\¿:qup-spi12-data-clk-stategpio28gpio29gpio26 qup14)8¿;qup-spi12-cs-stategpio27 gpio)8¿<qup-i2c13-data-clk-stategpio30gpio31 qup15)\¿=qup-spi13-data-clk-stategpio30gpio31gpio32 qup15)8¿?qup-spi13-cs-stategpio33 gpio)8¿@qup-uart13-default-stategpio30gpio31gpio32gpio33 qup15¿>qup-i2c14-data-clk-stategpio34gpio35 qup16)\¿Aqup-spi14-data-clk-stategpio34gpio35gpio36 qup16)8¿Bqup-spi14-cs-stategpio37gpio38 gpio)8¿Cqup-i2c15-data-clk-stategpio40gpio41 qup17)\¿Dqup-spi15-data-clk-stategpio40gpio41gpio30 qup17)8¿Equp-spi15-cs-stategpio31 gpio)8¿Fsdc-on-stateclk-pins sdc1_clk)8cmd-pins sdc1_cmd) \data-pins sdc1_data) \rclk-pins sdc1_rclkEsdc-off-stateclk-pins sdc1_clk)8cmd-pins sdc1_cmd)\data-pins sdc1_data)\rclk-pins sdc1_rclkEsram@14680000$2qcom,qdu1000-imemsysconsimple-mfdbh¢h pil-reloc@94c2qcom,pil-reloc-infob LÈiommu@1500000002qcom,qdu1000-smmu-500qcom,smmu-500arm,mmu-500bTaLpAªI^_`Ÿ abcdefghijklmnopqrstuvµ¶·¸¹º»¼½¾¿À;<=>?@A¿interrupt-controller@17200000 2arm,gic-v3 b & p ú t‹¿timer@174200002arm,armv7-timer-membB ¢ frame@17421000bBB p frame@17423000bB0 p   :disabledframe@17425000bBPB` p   :disabledframe@17427000bBp p   :disabledframe@17429000bB� p   :disabledframe@1742b000bB° p   :disabledframe@1742d000bBÐ p  :disabledrsc@17a000002qcom,rpmh-rsc0b ¡¢gdrv-0drv-1drv-2$p­ ½ É Êapps_rsc{bcm-voter2qcom,bcm-voter¿clock-controller2qcom,qdu1000-rpmh-clkfW xoÿpower-controller2qcom,qdu1000-rpmhpd{ˆX¿Jopp-table2operating-points-v2¿Xopp1Ùopp2Ù0opp3Ù@opp4Ù€opp5ÙÀopp6Ù¿Lopp7Ù@opp8ÙPopp9Ù€opp10Ù regulators2qcom,pm8150-rpmh-regulatorsãaðYþY YY(Y6YDYRY`YnY}Z’Y¤[¼ZÍ\çYsmps2 þvreg_s2a_0p5 â%²�smps3þvreg_s3a_1p05 ~ð%ÚPsmps4 þvreg_s4a_1p8 w@%w@¿\smps5 þvreg_s5a_2p0  €%„€¿[smps6 þvreg_s6a_0p9  À%6@¿Zsmps7 þvreg_s7a_1p2 O€%O€smps8 þvreg_s8a_1p3 ¡@%¡@ldo1þvreg_l1a_0p91 ÂÀ%åÀ=ldo2 þvreg_l2a_2p3 -Q�%2Z =¿Oldo3 þvreg_l3a_1p2  À%9à=¿Pldo5 þvreg_l5a_0p8 ÂÀ%åÀ=ldo6þvreg_l6a_0p91 m€%~ð=ldo7 þvreg_l7a_1p8 -P%„€=ldo8þvreg_l8a_0p91 ŒÀ%H=¿Mldo9þvreg_l9a_0p91 ÂÀ%åÀ=ldo10þvreg_l10a_2p95 )2à%6À=ldo11þvreg_l11a_0p91 5%B@=ldo12þvreg_l12a_1p8 ó%ó=ldo14þvreg_l14a_1p8 -P%Á0=¿Nldo15þvreg_l15a_1p8 ó%„€=ldo16þvreg_l16a_1p8 °%ÖÐ=ldo17þvreg_l17a_3p3 -ÆÀ%6À=ldo18þvreg_l18a_1p2 ÂÀ%åÀ=cpufreq@17d90000,2qcom,qdu1000-cpufreq-epssqcom,cpufreq-epss bÙÙgfreq-domain0freq-domain1f  xoalternateTÿinterconnect@191000002qcom,qdu1000-gem-nocb €€L\¿Isystem-cache-controller@192000002qcom,qdu1000-llcc�b 0`p °àð lgllcc0_basellcc1_basellcc2_basellcc3_basellcc4_basellcc5_basellcc6_basellcc7_basellcc_broadcast_base p g]smulti-chan-ddrefuse@221c8000(2qcom,qdu1000-sec-qfpromqcom,sec-qfpromb"€ multi-chan-ddr@12bb+„¿]timer2arm,armv8-timer<p ÿÿ ÿ ÿ ÿthermal-zonespm8150-thermal‰dŸ^tripstrip0¯s»Epassivetrip1¯Á8»Ehottrip2¯6h» Ecriticalaliases$Æ/soc@0/geniqup@9c0000/serial@99c000clocksxo-board-clk 2fixed-clockÎ$øÃ¿Wsleep-clk 2fixed-clockÎüÿppvar-sys-regulator2regulator-fixed þppvar_sys @@%@@Þò¿_vph-pwr-regulator2regulator-fixedþvph_pwr 8u %8u Þò_¿Y interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typestdout-pathdevice_typeregclocksenable-methodpower-domainspower-domain-namesqcom,freq-domainsnext-level-cachephandlecache-levelcache-unifiedcpuentry-methodentry-latency-usexit-latency-usmin-residency-usarm,psci-suspend-paramlocal-timer-stopqcom,bcm-voters#interconnect-cellsinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlocksdma-ranges#clock-cells#reset-cellsdma-channelsdma-channel-maskiommus#dma-cellsclock-namesinterconnectsinterconnect-namesstatuspinctrl-0pinctrl-names#hwlock-cellsreg-namesinterrupt-namesresetsoperating-points-v2dma-coherentbus-widthqcom,dll-configqcom,ddr-configopp-hzrequired-oppsopp-peak-kBpsopp-avg-kBps#phy-cellsvdda-pll-supplyvdda18-supplyvdda33-supplyreset-namesclock-output-namesvdda-phy-supplyassigned-clocksassigned-clock-ratesinterrupts-extendedsnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkphysphy-namesdr_modeqcom,pdc-ranges#interrupt-cellsinterrupt-controllerqcom,eeqcom,channelmode-bootloadermode-recoverydebouncebias-pull-uplinux,codeio-channelsio-channel-names#thermal-sensor-cells#io-channel-cellsqcom,pre-scalinglabelgpio-controllergpio-ranges#gpio-cellswakeup-parentgpio-reserved-rangespinsfunctiondrive-strengthbias-disablebias-pull-down#iommu-cells#global-interrupts#redistributor-regionsredistributor-strideframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configopp-levelqcom,pmic-idvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyvdd-s7-supplyvdd-s8-supplyvdd-s9-supplyvdd-s10-supplyvdd-l1-l8-l11-supplyvdd-l2-l10-supplyvdd-l3-l4-l5-l18-supplyvdd-l6-l9-supplyvdd-l7-l12-l14-l15-supplyvdd-l13-l16-l17-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-mode#freq-domain-cellsnvmem-cellsnvmem-cell-namesbitspolling-delay-passivethermal-sensorstemperaturehysteresisserial0clock-frequencyregulator-always-onregulator-boot-onvin-supply