Ð þív†8gÄ(ÂgŒ`google,dojo-sku7google,dojo-sku5google,dojo-sku3google,dojo-sku1google,dojomediatek,mt8195 +7HP Dojo (sku 1, 3, 5, 7) board =convertiblealiasesJ/soc/dp-intf@1c015000S/soc/dp-intf@1c113000\/soc/mailbox@10320000a/soc/mailbox@10330000f/soc/hdr-engine@1c114000m/soc/mutex@1c016000t/soc/mutex@1c101000{/soc/vpp-merge@1c10c000‚/soc/vpp-merge@1c10d000‰/soc/vpp-merge@1c10e000�/soc/vpp-merge@1c10f000—/soc/vpp-merge@1c110000ž/soc/dma-controller@1c104000©/soc/dma-controller@1c105000´/soc/dma-controller@1c106000¿/soc/dma-controller@1c107000Ê/soc/dma-controller@1c108000Õ/soc/dma-controller@1c109000à/soc/dma-controller@1c10a000ë/soc/dma-controller@1c10b000ö/soc/i2c@11e00000û/soc/i2c@11e01000/soc/i2c@11e02000/soc/i2c@11e03000 /soc/i2c@11e04000/soc/i2c@11d00000/soc/i2c@11d02000/soc/mmc@11230000/soc/mmc@11240000#/soc/serial@11001100cpus+cpu@0+cpuarm,cortex-a557;psciI]ec3@m4€�€�@¯€¼€É@Û€èù cpu@100+cpuarm,cortex-a557;psciI]ec3@m4€�€�@¯€¼€É@Û€èù cpu@200+cpuarm,cortex-a557;psciI]ec3@m4€�€�@¯€¼€É@Û€èù cpu@300+cpuarm,cortex-a557;psciI]ec3@m4€�€�@¯€¼€É@Û€èùcpu@400+cpuarm,cortex-a787;psciI]�fÔÀm€��@¯¼É@Ûè ù cpu@500+cpuarm,cortex-a787;psciI]�fÔÀm€��@¯¼É@Ûè ù cpu@600+cpuarm,cortex-a787;psciI]�fÔÀm€��@¯¼É@Ûè ù cpu@700+cpuarm,cortex-a787;psciI]�fÔÀm€��@¯¼É@Ûè ù cpu-mapcluster0core0 core1 core2 core3core4core5core6core7idle-statespscicpu-retention-larm,idle-state,CT2e_uDcpu-retention-barm,idle-state,CT-eŒuäcpu-off-larm,idle-state,CT7e›uHcpu-off-barm,idle-state,CT2eÈuèl2-cache0cache†’Ÿ@±è’l2-cache1cache†’Ÿ@±è’ l3-cachecache†’ Ÿ@±’dsu-pmu arm,dsu-pmu  « °faildmic-codec dmic-codec·Ä2mt8195-soundÔ°okayæ}ôDL10_FEDPTX_BEETDM1_IN_BEETDM2_IN_BEETDM1_OUT_BEETDM2_OUT_BEUL_SRC1_BEAFE_SOF_DL2AFE_SOF_DL3AFE_SOF_UL4AFE_SOF_UL5default[HeadphoneHPOLHeadphoneHPORIN1PHeadset MicRight SpkRight BE_OUTLeft SpkLeft BE_OUT'mediatek,mt8195_mt6359_max98390_rt56827m8195_m98390_5682smm-dai-link ,ETDM1_IN_BE6cpuhs-playback-dai-link ,ETDM1_OUT_BE6cpucodecLhs-capture-dai-link ,ETDM2_IN_BE6cpucodecLspk-playback-dai-link ,ETDM2_OUT_BE6cpucodecLdisplayport-dai-link,DPTX_BEcodecLfixed-factor-clock-13mfixed-factor-clockVcjtclk13m3oscillator-26m fixed-clockV]Œº€clk26moscillator-32k fixed-clockV]€clk32kperformance-controller@11bc10mediatek,cpufreq-hw 7¼ ½0 ’opp-table-gpuoperating-points-v2¬~opp-390000000·>퀾 ‰hopp-410000000·p€¾ ¡Òopp-431000000·°‰À¾ ¡Òopp-473000000·1h@¾ º<opp-515000000·²FÀ¾ º<opp-556000000·!#ã¾ Ò¦opp-598000000·#¤Á€¾ ëopp-640000000·&% ¾ ëopp-670000000·'ïc€¾ äopp-700000000·)¹'¾ L¸opp-730000000·+‚ꀾ }Œopp-760000000·-L®¾ ®`opp-790000000·/q€¾ ß4opp-820000000·0à5¾ opp-850000000·2©ø€¾ @Üopp-880000000·4s¼¾ q°pmu-a55arm,cortex-a55-pmu  pmu-a78arm,cortex-a78-pmu  psci arm,psci-1.0Bsmctimerarm,armv8-timer @    soc+ simple-busÌÓinterrupt-controller@c000000 arm,gic-v3Þï  7     ppi-partitionsinterrupt-partition-0; interrupt-partition-1;syscon@10000000 mediatek,mt8195-topckgensyscon7V"syscon@10001000#mediatek,mt8195-infracfg_aosyscon7VD#syscon@10003000mediatek,mt8195-pericfgsyscon70VIpinctrl@10005000mediatek,mt8195-pinctrl€7PÑÓÔâëô°BQiocfg0iocfg_bmiocfg_bliocfg_briocfg_lmiocfg_rbiocfg_tleint[kw� ëÞƒdefault>§I2S_SPKR_MCLKI2S_SPKR_DATAINI2S_SPKR_LRCKI2S_SPKR_BCLKEC_AP_INT_ODLAP_FLASH_WP_LTCHPAD_INT_ODLEDP_HPD_1V8AP_I2C_CAM_SDAAP_I2C_CAM_SCLAP_I2C_TCHPAD_SDA_1V8AP_I2C_TCHPAD_SCL_1V8AP_I2C_AUD_SDAAP_I2C_AUD_SCLAP_I2C_TPM_SDA_1V8AP_I2C_TPM_SCL_1V8AP_I2C_TCHSCR_SDA_1V8AP_I2C_TCHSCR_SCL_1V8EC_AP_HPD_ODPCIE_NVME_RST_LPCIE_NVME_CLKREQ_ODLPCIE_RST_1V8_LPCIE_CLKREQ_1V8_ODLPCIE_WAKE_1V8_ODLCLK_24M_CAM0CAM1_SEN_ENAP_I2C_PWR_SCL_1V8AP_I2C_PWR_SDA_1V8AP_I2C_MISC_SCLAP_I2C_MISC_SDAEN_PP5000_HDMI_XAP_HDMITX_HTPLGAP_HDMITX_SCL_1V8AP_HDMITX_SDA_1V8AP_RTC_CLK32KAP_EC_WATCHDOG_LSRCLKENA0SRCLKENA1PWRAP_SPI0_CS_LPWRAP_SPI0_CKPWRAP_SPI0_MOSIPWRAP_SPI0_MISOSPMI_SCLSPMI_SDAI2S_HP_DATAINI2S_HP_MCLKI2S_HP_BCKI2S_HP_LRCKI2S_HP_DATAOUTSD_CD_ODLEN_PP3300_DISP_XTCHSCR_RST_1V8_LTCHSCR_REPORT_DISABLEEN_PP3300_WLAN_XBT_KILL_1V8_LI2S_SPKR_DATAOUTWIFI_KILL_1V8_LBEEP_ONSCP_I2C_SENSOR_SCL_1V8SCP_I2C_SENSOR_SDA_1V8AUD_CLK_MOSIAUD_SYNC_MOSIAUD_DAT_MOSI0AUD_DAT_MOSI1AUD_DAT_MISO0AUD_DAT_MISO1AUD_DAT_MISO2SCP_VREQ_VAOAP_SPI_GSC_TPM_CLKAP_SPI_GSC_TPM_MOSIAP_SPI_GSC_TPM_CS_LAP_SPI_GSC_TPM_MISOEN_PP1000_CAM_XAP_EDP_BKLTENUSB3_HUB_RST_LWLAN_ALERT_ODLEC_IN_RW_ODLGSC_AP_INT_ODLHP_INT_ODLCAM0_RST_LCAM1_RST_LTCHSCR_INT_1V8_LCAM1_DET_LRST_ALC1011_LBL_PWM_1V8UART_AP_TX_DBG_RXUART_DBG_TX_AP_RXEN_SPKRAP_EC_WARM_RST_REQUART_SCP_TX_DBGCON_RXUART_DBGCON_TX_SCP_RXKPCOL0MT6315_GPU_INTMT6315_PROC_BC_INTSD_CMDSD_CLKSD_DAT0SD_DAT1SD_DAT2SD_DAT3EMMC_DAT7EMMC_DAT6EMMC_DAT5EMMC_DAT4EMMC_RSTBEMMC_CMDEMMC_CLKEMMC_DAT3EMMC_DAT2EMMC_DAT1EMMC_DAT0EMMC_DSLMT6360_INT_ODLSCP_JTAG0_TRSTNAP_SPI_EC_CS_LAP_SPI_EC_CLKAP_SPI_EC_MOSIAP_SPI_EC_MISOSCP_JTAG0_TMSSCP_JTAG0_TCKSCP_JTAG0_TDOSCP_JTAG0_TDIAP_SPI_FLASH_CS_LAP_SPI_FLASH_CLKAP_SPI_FLASH_MOSIAP_SPI_FLASH_MISOaudio-default-pinspins-cmd-datD·EFGHIJK<12345pins-hp-jack-int-odl·Y¾Ëecr50-irq-default-pinsmpins-gsc-ap-int-odl·X¾cros-ec-irq-default-pins?pins-ec-ap-int-odl·Ëe¾edptx-default-pinsµpins-cmd-dat·Ëdisp-pwm0-default-pinsCpins-disp-pwm·Radptx-default-pins»pins-cmd-dat·Ëi2c0-default-pinsdpins-bus· Øåèi2c1-default-pinsepins-bus·  Ëèåèi2c2-default-pinshpins-bus·  Øåèi2c3-default-pinslpins-bus·Ëèåèi2c4-default-pinsnpins-bus·Ëèýi2c5-default-pins`pins-bus·Øåèi2c7-default-pinsapins-bus·Ømmc0-default-pinsLpins-cmd-dat$·~}|{wvuty¾ýËepins-clk·zý fpins-rst·xýËemmc0-uhs-pinsMpins-cmd-dat$·~}|{wvuty¾ýËepins-clk·zý fpins-ds·ý fpins-rst·xýËemmc1-detect-pinsQpins-insert·6Ëmmc1-default-pinsPpins-cmd-dat·npqrs¾ýËepins-clk·oý fnor-default-pins^pins-ck-io ·Ž��ý pins-cs·ŒýËpcie0-default-pinsZpins-bus ·Ëpcie1-default-pins]pins-bus ·Ëpanel-pwr-default-pinsËpins-vreg-en·7pio-default-pinspins-wifi-enable·:ýpins-low-power-pd,·./0ABCD€�¾ pins-low-power-pupd<·MNOPSUZ[]^_`hik¾ epins-low-power-hdmi-disable · !¾ pins-low-power-hdmi-rsel-disable·"#¾ $ørt1019p-default-pinsÍpins-amp-sdb·d'scp-default-pins5pins-vreq·Lؾspi0-default-pins>pins-cs-mosi-clk ·„†…Øpins-miso·‡ subpmic-default-pinsbpins-subpmic-int-n·‚¾Ëtrackpad-default-pinsfpins-int-n·¾Ëtouchscreen-default-pinsopins-int-n·\¾Ëepins-rst·8pins-report-sw·9'syscon@10006000)mediatek,mt8195-scpsyssysconsimple-mfd7`power-controller!mediatek,mt8195-power-controller+27power-domain@87+2F power-domain@97 c!"Tmfgalt`#+2F$power-domain@107 2power-domain@117 2power-domain@127 2power-domain@137 2power-domain@1472power-domain@157Øc"""" "@"A"K"à% % %%%%%%%%%%%%%%%%% Tvppsysvppsys1vppsys2vppsys3vppsys4vppsys5vppsys6vppsys7vppsys0-0vppsys0-1vppsys0-2vppsys0-3vppsys0-4vppsys0-5vppsys0-6vppsys0-7vppsys0-8vppsys0-9vppsys0-10vppsys0-11vppsys0-12vppsys0-13vppsys0-14vppsys0-15vppsys0-16vppsys0-17vppsys0-18`#+2power-domain@1678c"â&$&%&&&'&(&)DTvdosys0vdosys0-0vdosys0-1vdosys0-2vdosys0-3vdosys0-4vdosys0-5`#+2power-domain@177c"á''Tvppsys1vppsys1-0vppsys1-1`#2power-domain@227 c(((($Twepsys-0wepsys-1wepsys-2wepsys-3`#2power-domain@237c)Tvdec0-0`#+2power-domain@247c*Tvdec1-0`#2power-domain@257c+Tvdec2-0`#2power-domain@267c, Tvenc0-larb`#+2power-domain@277c- Tvenc1-larb`#2power-domain@187 c"ã...&Tvdosys1vdosys1-0vdosys1-1vdosys1-2`#+2power-domain@197`#2power-domain@207`#2power-domain@217c"QThdmi_tx2power-domain@287c//  Timg-0img-1`#+2power-domain@2972power-domain@307c"/0Tipeipe-0ipe-1`#2power-domain@317(c11111Tcam-0cam-1cam-2cam-3cam-4`#+2power-domain@327 2power-domain@337!2power-domain@347"2power-domain@07`#2power-domain@17`#2power-domain@272power-domain@372power-domain@47c"5"7Tcsi_rx_topcsi_rx_top12power-domain@57c2 Tether2power-domain@67c"X"n Tadspadsp1+`#2power-domain@77 c"g"""n#2Taudioaudio1audio2audio3`#2watchdog@10007000mediatek,mt8195-wdtr7pD<syscon@1000c000"mediatek,mt8195-apmixedsyssyscon7ÀV!timer@10017000,mediatek,mt8195-timermediatek,mt6765-timer7p  c3pwrap@10024000mediatek,mt8195-pwrapsyscon7@Qpwrap óc## TspiwrapŠ"$š"Ëpmicmediatek,mt6359Þ ±Þadcmediatek,mt6359-auxadcÅmt6359codec×êregulatorsmediatek,mt6359-regulatorbuck_vs1þvs1 5%!‘À=Ybuck_vgpu11þvgpu11 €%7mˆ=È ‚Ybuck_vmodemþvmodem €%Èàm*=Èbuck_vpuþvpu €%7mˆ=È ‚Ybuck_vcoreþvcore €%Ö mˆ=È ‚Ybuck_vs2þvs2 5%j=Ybuck_vpaþvpa ¡ %7±Ð=,buck_vproc2þvproc2 €%7mL=È ‚buck_vproc1þvproc1 €%7mL=È ‚buck_vcore_sshub þvcore_sshub €%7buck_vgpu11_sshub þvgpu11_sshub dp%dpYldo_vaud18þvaud18 w@%w@=ðldo_vsim1þvsim1 ð %/M`ldo_vibrþvibr O€%2Z ldo_vrf12þvrf12 Èà%Ö Yldo_vusbþvusb -ÆÀ%-ÆÀ=ÀYJldo_vsram_proc2 þvsram_proc2 ¡ %½¶mL=ðYldo_vio18þvio18 ð %ýà=ÀYildo_vcamioþvcamio ð %ýàldo_vcn18þvcn18 w@%w@=ðldo_vfe28þvfe28 *¹€%*¹€=xldo_vcn13þvcn13 » %Ö ldo_vcn33_1_bt þvcn33_1_bt *¹€%5gàldo_vcn33_1_wifi þvcn33_1_wifi *¹€%5gàldo_vaux18þvaux18 w@%w@=ðYldo_vsram_others þvsram_others q°% q°mˆ=ð$ldo_vefuseþvefuse ð %„€ldo_vxo22þvxo22 w@%!‘ÀYldo_vrfckþvrfck ã`%ð ldo_vrfck_1þvrfck ëÀ%jldo_vbif28þvbif28 *¹€%*¹€=ðldo_vio28þvio28 *¹€%2Z Yldo_vemcþvemc ,@ %2Z ldo_vemc_1þvemc &% %2Z Nldo_vcn33_2_bt þvcn33_2_bt *¹€%5gàldo_vcn33_2_wifi þvcn33_2_wifi *¹€%5gàldo_va12þva12 O€%Ö Yldo_va09þva09 5%O€ldo_vrf18þvrf18 ð %žPldo_vsram_md þvsram_md ¡ %½¶m*=ðldo_vufsþvufs ð %ýàYOldo_vm18þvm18 ð %ýàYldo_vbbckþvbbck Èà%O€ldo_vsram_proc1 þvsram_proc1 ¡ %½¶mL=ðYldo_vsim2þvsim2 ð %/M`ldo_vsram_others_sshubþvsram_others_sshub ¡ %½¶rtcmediatek,mt6358-rtcspmi@10027000mediatek,mt8195-spmi 7p� Qpmifspmimstc##"E(Tpmif_sys_ckpmif_tmr_ckspmimst_clk_muxŠ"$š"Ë+mt6315@6mediatek,mt6315-regulator7regulatorsvbuck1þVbcpu €%7=mj ‚Y mt6315@7mediatek,mt6315-regulator7regulatorsvbuck1þVgpu €%7=mj ‚ infra-iommu@10315000mediatek,mt8195-iommu-infra71PPP šWmailbox@10320000mediatek,mt8195-gce72@ â§c#¡mailbox@10330000mediatek,mt8195-gce73@ ä§c#scp@10500000mediatek,mt8195-scp07Prp€Qsramcfgl1tcm Î°okay³mediatek/mt8195/scp.imgÁ4default5€cros-ec-rpmsggoogle,cros-ec-rpmsgÏcros-ec-rpmsgclock-controller@10720000mediatek,mt8195-scp_adsp7rV6dsp@10803000mediatek,mt8195-dsp 7€0„ Qcfgsram,c"X"n"Š6"#KTadsp_selclk26m_ckaudio_local_busmainpll_d7_d2scp_adsp_audiodspaudio_hã7ñrxtxü89°okayÁ:;mailbox@10816000mediatek,mt8195-adsp-mbox§7�` ¾8mailbox@10817000mediatek,mt8195-adsp-mbox§7�p ¿9mt8195-afe-pcm@10890000mediatek,mt8195-audio7‰"ã7 6< audiosys”c!!"Ú"Û"Ü"Ý"ß"g"""#"n"e"a"b"c"d#26óTclk26mapll1_ckapll2_ckapll12_div0apll12_div1apll12_div2apll12_div3apll12_div9a1sys_hp_selaud_intbus_selaudio_h_selaudio_local_bus_seldptx_m_seli2so1_m_seli2so2_m_seli2si1_m_seli2si2_m_selinfra_ao_audio_26m_bscp_adsp_audiodsp°okay(HÁ=serial@11001100*mediatek,mt8195-uartmediatek,mt6577-uart7 � c# Tbaudbus°okayserial@11001200*mediatek,mt8195-uartmediatek,mt6577-uart7 Ž c# Tbaudbus °disabledserial@11001300*mediatek,mt8195-uartmediatek,mt6577-uart7 � c# Tbaudbus °disabledserial@11001400*mediatek,mt8195-uartmediatek,mt6577-uart7 Ó c# Tbaudbus °disabledserial@11001500*mediatek,mt8195-uartmediatek,mt6577-uart7 Ô c# Tbaudbus °disabledserial@11001600*mediatek,mt8195-uartmediatek,mt6577-uart7 Õ c# Tbaudbus °disabledauxadc@11002000.mediatek,mt8195-auxadcmediatek,mt8173-auxadc7 c#TmainŰokayÌsyscon@11003000"mediatek,mt8195-pericfg_aosyscon70V2spi@1100a000(mediatek,mt8195-spimediatek,mt6765-spi+7  ¿c"™"#Tparent-clksel-clkspi-clk°okaydefault>iec@0+google,cros-ec-spi7 ±default?}-ÆÀ�i2c-tunnelgoogle,cros-ec-i2c-tunnel�+sbs-battery@bsbs,sbs-battery7 ¯Ãregulator@0google,cros-ec-regulator7þmt_pmic_vmc_ldo O€%6î€Sregulator@1google,cros-ec-regulator7þmt_pmic_vmch_ldo )2à%6î€Rtypecgoogle,cros-ec-typec+connector@0usb-c-connector7Ødualãhostísourceconnector@1usb-c-connector7Ødualãhostísourcekeyboard-controllergoogle,cros-ec-keybü P9}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g iž­txcàá ä ¤øqrs4F  thermal-sensor@1100b000mediatek,mt8195-lvts-ap7°  ©c##[@A$glvts-calib-data-1lvts-calib-data-2xÆsvs@1100bc00mediatek,mt8195-svs7¼ Çc#Tmain[B@(gsvs-calibration-datat-calibration-data#svs_rstpwm@1100e0002mediatek,mt8195-disp-pwmmediatek,mt8183-disp-pwm7à Ëã7Žc"*#0Tmainmm°okaydefaultCÉpwm@1100f0002mediatek,mt8195-disp-pwmmediatek,mt8183-disp-pwm7ð Žc"+#NTmainmm °disabledspi@11010000(mediatek,mt8195-spimediatek,mt6765-spi+7 Àc"™"#3Tparent-clksel-clkspi-clk °disabledspi@11012000(mediatek,mt8195-spimediatek,mt6765-spi+7  Ác"™"#4Tparent-clksel-clkspi-clk °disabledspi@11013000(mediatek,mt8195-spimediatek,mt6765-spi+70 Âc"™"#5Tparent-clksel-clkspi-clk °disabledspi@11018000(mediatek,mt8195-spimediatek,mt6765-spi+7€ Ãc"™"#<Tparent-clksel-clkspi-clk °disabledspi@11019000(mediatek,mt8195-spimediatek,mt6765-spi+7� Äc"™"#=Tparent-clksel-clkspi-clk °disabledspi@1101d000mediatek,mt8195-spi-slave7РÅc#RTspiŠ"š"˜ °disabledspi@1101e000mediatek,mt8195-spi-slave7à Æc#STspiŠ"š"˜ °disabledethernet@11021000&mediatek,mt8195-gmacsnps,dwmac-5.10a7@ Ì™macirq.Taxiapbmac_mainptp_refrmii_internalmac_cg0c22"R"S"T2 Š"R"S"Tš"Â"Ã"Äã7©#ºDÊEÝFðû  °disabledmdiosnps,dwmac-mdio+stmmac-axi-config  # 3Drx-queues-config = SEqueue0 d wqueue1 d wqueue2 d wqueue3 d wtx-queues-config � ¥Fqueue0 · d Ãqueue1 · d Ãqueue2 · d Ãqueue3 · d Ãusb@11201000#mediatek,mt8195-mtu3mediatek,mtu3 7 -ÿ > QmacippcÌ ?+ €c#/"í#BTsys_ckref_ckmcu_ck ÑGH� ÖIg°okay íhost õJusb@0'mediatek,mt8195-xhcimediatek,mtk-xhci7Qmac �Š","-š"–"–$c#/"í!#B$Tsys_ckref_ckmcu_ckdma_ckxhci_ck°okay   Kmmc@11230000(mediatek,mt8195-mmcmediatek,mt8183-mmc 7#õ ƒc"##Tsourcehclksource_cg°okay  ' 9 JL� ë Y h w  …defaultstate_uhsL “M �N ©Ommc@11240000(mediatek,mt8195-mmcmediatek,mt8183-mmc 7$Ç ‡c"##$Tsourcehclksource_cgŠ"š"¿°okay  ¶ Ç6� ë Рwdefaultstate_uhsPQ “P × ä �R ©Smmc@11250000(mediatek,mt8195-mmcmediatek,mt8183-mmc 7%æ ˆc" ##ITsourcehclksource_cgŠ" š"¿ °disabledthermal-sensor@11278000mediatek,mt8195-lvts-mcu7'€ ªc##[@A$glvts-calib-data-1lvts-calib-data-2x½usb@11290000'mediatek,mt8195-xhcimediatek,mtk-xhci 7))> Qmacippc  ÑTŠ"."/š"–"–$c2"ï!2$Tsys_ckref_ckmcu_ckdma_ckxhci_ck ÖIh�°okay   õJ K òusb@112a1000#mediatek,mt8195-mtu3mediatek,mtu3 7*-ÿ*> QmacippcÌ*?+ Š"0š"–c2"ñ2Tsys_ckref_ckmcu_ck ÑU� ÖIi°okay íhost õJusb@0'mediatek,mt8195-xhcimediatek,mtk-xhci7Qmac Š"1š"–c2Tsys_ck°okay Kusb@112b1000#mediatek,mt8195-mtu3mediatek,mtu3 7+-ÿ+> QmacippcÌ+?+ Š"2š"–c2"ó2 Tsys_ckref_ckmcu_ck ÑV� ÖIj°okay íhost õJusb@0'mediatek,mt8195-xhcimediatek,mtk-xhci7Qmac Š"3š"–c2 Tsys_ck°okay  Kpcie@112f0000*mediatek,mt8195-pciemediatek,mt8192-pcie+pci+7/@ Qpcie-mac  ÿ8Ì� ‚ à "W ,0c#V###&#+#K2/Tpl_250mtl_26mtl_96mtl_32kperi_26mperi_memŠ"Gš" ÑX ;pcie-phyã7Þ E` XYYYY°okaydefaultZinterrupt-controllerÞYpcie@112f8000*mediatek,mt8195-pciemediatek,mt8192-pcie+pci+7/€@ Qpcie-mac  ÿ8Ì�$$ ‚$ $ à "W ,(c#W#X#Q2/Tpl_250mtl_26mtl_96mtl_32kperi_26mperi_memŠ"Hš" Ñ[ ;pcie-phyã7Þ E` X\\\\°okaydefault]interrupt-controllerÞ\spi@1132c000(mediatek,mt8195-normediatek,mt8173-nor72À 9c"o22 Tspisfaxi+°okaydefault^flash@0jedec,spi-nor7}u f wefuse@11c10000%mediatek,mt8195-efusemediatek,efuse7Á+usb3-tx-imp@184,17„ ˆuusb3-rx-imp@184,27„ ˆtusb3-intr@1857… ˆsusb3-tx-imp@186,17† ˆrusb3-rx-imp@186,27† ˆqusb3-intr@1877‡ ˆpusb2-intr-p0@188,17ˆ ˆusb2-intr-p1@188,27ˆ ˆusb2-intr-p2@189,17‰ ˆusb2-intr-p3@189,27‰ ˆpciephy-rx-ln1@190,17� ˆ|pciephy-tx-ln1-nmos@190,27� ˆ{pciephy-tx-ln1-pmos@191,17‘ ˆzpciephy-rx-ln0@191,27‘ ˆypciephy-tx-ln0-nmos@192,17’ ˆxpciephy-tx-ln0-pmos@192,27’ ˆwpciephy-glb-intr@1937“ ˆvdp-data@1ac7¬´lvts1-calib@1bc7¼@lvts2-calib@1d07Ð8Asvs-calib@5807€dBsocinfo-data1@7a07 t-phy@11c40000.mediatek,mt8195-tphymediatek,generic-tphy-v3+Ìİokayusb-phy@07c"òTref �Ut-phy@11c50000.mediatek,mt8195-tphymediatek,generic-tphy-v3+ÌŰokayusb-phy@07c"ôTref �Vdsi-phy@11c800000mediatek,mt8195-mipi-txmediatek,mt8183-mipi-tx7Èc mipi_tx0_pllV � °disabled¢dsi-phy@11c900000mediatek,mt8195-mipi-txmediatek,mt8183-mipi-tx7Éc mipi_tx1_pllV � °disabled£i2c@11d00000(mediatek,mt8195-i2cmediatek,mt8192-i2c 7Ð"€€ šjc_#; Tmaindma+°okay]€default`i2c@11d01000(mediatek,mt8195-i2cmediatek,mt8192-i2c 7Ð"€ ›jc_#; Tmaindma+ °disabledi2c@11d02000(mediatek,mt8195-i2cmediatek,mt8192-i2c 7Ð "€€ œjc_#; Tmaindma+°okay]€defaultapmic@34Þmediatek,mt636074 ±‚™IRQBdefaultb�clock-controller@11d03000mediatek,mt8195-imp_iic_wrap_s7Ð0V_i2c@11e00000(mediatek,mt8195-i2cmediatek,mt8192-i2c 7à"€€ �jcc#; Tmaindma+°okay]€defaultdi2c@11e01000(mediatek,mt8195-i2cmediatek,mt8192-i2c 7à"€ “jcc#; Tmaindma+°okay]€ ˜0Ôdefaultetrackpad@15elan,ekth30007 ±defaultf ²g�i2c@11e02000(mediatek,mt8195-i2cmediatek,mt8192-i2c 7à "€€ –jcc#; Tmaindma+°okay]€defaulthcodec@1a7 ±Y ½ Î Ýi éj ÷krealtek,rt5682s úamplifier@38maxim,max9839078 d %Right ½amplifier@39maxim,max9839079 %Left ½i2c@11e03000(mediatek,mt8195-i2cmediatek,mt8192-i2c 7à0"€€ ˜jcc#; Tmaindma+°okay]€defaultltpm@50 google,cr507P ±Xdefaultmi2c@11e04000(mediatek,mt8195-i2cmediatek,mt8192-i2c 7à@"€ ™jcc#; Tmaindma+°okay]€defaultntouchscreen@10 hid-over-i2c7 7 ±\defaulto F  ]g °disabledtouchscreen@15 hid-over-i2c7 7 ±\defaulto F  ]gclock-controller@11e05000mediatek,mt8195-imp_iic_wrap_w7àPVct-phy@11e30000.mediatek,mt8195-tphymediatek,generic-tphy-v3+Ìãã7°okayusb-phy@07 c"ð Trefda_ref �Tusb-phy@7007c!"ð Trefda_ref [pqrgintrrx_imptx_imp �[t-phy@11e40000.mediatek,mt8195-tphymediatek,generic-tphy-v3+Ìä°okayusb-phy@07 c"î Trefda_ref �Gusb-phy@7007c!"î Trefda_ref [stugintrrx_imptx_imp �Hphy@11e80000mediatek,mt8195-pcie-phy7èQsif[vwxyz{|Ggglb_intrtx_ln0_pmostx_ln0_nmosrx_ln0tx_ln1_pmostx_ln1_nmosrx_ln1ã7 �°okayXufs-phy@11fa0000.mediatek,mt8195-ufsphymediatek,mt8183-ufsphy7úÀc Tunipromp � °disabledgpu@13000000>mediatek,mt8195-malimediatek,mt8192-maliarm,mali-valhall-jm7@c}0 �Œ‹ ™jobmmugpu h~(ã7 7 7 7 7 |core0core1core2core3core4°okay � clock-controller@13fbf000mediatek,mt8195-mfgcfg7ûðV}syscon@14000000mediatek,mt8195-vppsys0syscon7V ›%dma-controller@14001000mediatek,mt8195-mdp3-rdma7 › ³  Ç€ã7 Ô�€c%<ü   Ûdisplay@14002000mediatek,mt8195-mdp3-fg7  › c%display@14003000mediatek,mt8195-mdp3-stitch70 ›0c%display@14004000mediatek,mt8195-mdp3-hdr7@ ›@c%"display@14005000mediatek,mt8195-mdp3-aal7P F ›Pc% ã7display@140060002mediatek,mt8195-mdp3-rszmediatek,mt8183-mdp3-rsz7` ›` ³%c% display@14007000mediatek,mt8195-mdp3-tdshp7p ›pc%#display@14008000mediatek,mt8195-mdp3-color7€ I ›€c%$ã7display@14009000mediatek,mt8195-mdp3-ovl7� J ›�c%%ã7 Ô�‚display@1400a000mediatek,mt8195-mdp3-padding7  › c%ã7display@1400b000mediatek,mt8195-mdp3-tcc7° ›°c%dma-controller@1400c0004mediatek,mt8195-mdp3-wrotmediatek,mt8183-mdp3-wrot7À ›À ³ +c% Ô�ƒã7 Ûmutex@1400f000mediatek,mt8195-vpp-mutex7ð P ›ðc%ã7smi@14010000mediatek,mt8195-smi-sub-common7c%%%Tapbsmigals0 æ‚ã7ƒsmi@14011000mediatek,mt8195-smi-sub-common7c%%%Tapbsmigals0 æ‚ã7 smi@14012000mediatek,mt8195-smi-common-vpp7  c%%%%Tapbsmigals0gals1ã7‚larb@14013000mediatek,mt8195-smi-larb70 ó æƒc%%Tapbsmiã7†iommu@14018000mediatek,mt8195-iommu-vpp7€8 „…†‡ˆ‰Š‹Œ�Ž��‘ Rc%Tbclkšã7�clock-controller@14e00000mediatek,mt8195-wpesys7àV(clock-controller@14e02000mediatek,mt8195-wpesys_vpp07à Vclock-controller@14e03000mediatek,mt8195-wpesys_vpp17à0Vlarb@14e04000mediatek,mt8195-smi-larb7à@ ó æ’c((Tapbsmiã7¨larb@14e05000mediatek,mt8195-smi-larb7àP ó æ‚c((% Tapbsmigalsã7ˆsyscon@14f00000mediatek,mt8195-vppsys1syscon7ðV › 'mutex@14f01000mediatek,mt8195-vpp-mutex7ð { › c''ã7larb@14f02000mediatek,mt8195-smi-larb7ð  ó æ’c''% Tapbsmigalsã7§larb@14f03000mediatek,mt8195-smi-larb7ð0 ó æƒc''% Tapbsmigalsã7‡display@14f06000mediatek,mt8195-mdp3-split7ð` › `c''+',ã7display@14f07000mediatek,mt8195-mdp3-tcc7ðp › pc'dma-controller@14f08000mediatek,mt8195-mdp3-rdma7ð€ › € ³„¨c' Ô“ ã7 Ûdma-controller@14f09000mediatek,mt8195-mdp3-rdma7ð� › � ³…©c'  Ô“¤ã7 Ûdma-controller@14f0a000mediatek,mt8195-mdp3-rdma7ð  ›   ³†ªc'  Ô�Àã7 Ûdisplay@14f0b000mediatek,mt8195-mdp3-fg7ð° › °c' display@14f0c000mediatek,mt8195-mdp3-fg7ðÀ › Àc' display@14f0d000mediatek,mt8195-mdp3-fg7ðÐ › Ðc' display@14f0e000mediatek,mt8195-mdp3-hdr7ðà › àc'display@14f0f000mediatek,mt8195-mdp3-hdr7ðð › ðc'display@14f10000mediatek,mt8195-mdp3-hdr7ñ › c' display@14f11000mediatek,mt8195-mdp3-aal7ñ i › c'ã7display@14f12000mediatek,mt8195-mdp3-aal7ñ  j › c'ã7display@14f13000mediatek,mt8195-mdp3-aal7ñ0 k › 0c'!ã7display@14f140002mediatek,mt8195-mdp3-rszmediatek,mt8183-mdp3-rsz7ñ@ › @ ³�¯c'display@14f150002mediatek,mt8195-mdp3-rszmediatek,mt8183-mdp3-rsz7ñP › P ³‘°c'$display@14f160002mediatek,mt8195-mdp3-rszmediatek,mt8183-mdp3-rsz7ñ` › ` ³’±c'%display@14f17000mediatek,mt8195-mdp3-tdshp7ñp › pc'display@14f18000mediatek,mt8195-mdp3-tdshp7ñ€ › €c'(display@14f19000mediatek,mt8195-mdp3-tdshp7ñ� › �c')display@14f1a000mediatek,mt8195-mdp3-merge7ñ  ›  c'ã7display@14f1b000mediatek,mt8195-mdp3-merge7ñ° › °c'ã7display@14f1c000mediatek,mt8195-mdp3-color7ñÀ t › Àc'ã7display@14f1d000mediatek,mt8195-mdp3-color7ñÐ › Рuc'ã7display@14f1e000mediatek,mt8195-mdp3-color7ñà v › àc'ã7display@14f1f000mediatek,mt8195-mdp3-ovl7ñð w › ðc'ã7 Ô“¢display@14f20000mediatek,mt8195-mdp3-padding7ò › c'ã7display@14f21000mediatek,mt8195-mdp3-padding7ò › c'ã7display@14f22000mediatek,mt8195-mdp3-padding7ò  › c'ã7dma-controller@14f230004mediatek,mt8195-mdp3-wrotmediatek,mt8183-mdp3-wrot7ò0 › 0 ³Ÿ«c' Ô“£ã7 Ûdma-controller@14f240004mediatek,mt8195-mdp3-wrotmediatek,mt8183-mdp3-wrot7ò@ › @ ³ ¬c' Ô“¦ã7 Ûdma-controller@14f250004mediatek,mt8195-mdp3-wrotmediatek,mt8183-mdp3-wrot7òP › P ³¡­c' Ô�Âã7 Ûclock-controller@15000000mediatek,mt8195-imgsys7V/larb@15001000mediatek,mt8195-smi-larb7 ó  æ”c///  Tapbsmigalsã7©smi@15002000mediatek,mt8195-smi-sub-common7 c//%Tapbsmigals0 æ‚ã7—smi@15003000mediatek,mt8195-smi-sub-common70c/// Tapbsmigals0 æ’ã7”clock-controller@15110000 mediatek,mt8195-imgsys1_dip_top7V•larb@15120000mediatek,mt8195-smi-larb7 ó  æ”c/•Tapbsmiã7ªclock-controller@15130000mediatek,mt8195-imgsys1_dip_nr7Vclock-controller@15220000mediatek,mt8195-imgsys1_wpe7"V–larb@15230000mediatek,mt8195-smi-larb7# ó  æ”c/–Tapbsmiã7«clock-controller@15330000mediatek,mt8195-ipesys73V0larb@15340000mediatek,mt8195-smi-larb74 ó  æ—c00Tapbsmiã7‰clock-controller@16000000mediatek,mt8195-camsys7V1larb@16001000mediatek,mt8195-smi-larb7 ó  æ˜c111 Tapbsmigalsã7¬larb@16002000mediatek,mt8195-smi-larb7  ó æ™c11Tapbsmiã7Šsmi@16004000mediatek,mt8195-smi-sub-common7@c111Tapbsmigals0 æ’ã7˜smi@16005000mediatek,mt8195-smi-sub-common7Pc11%Tapbsmigals0 æ‚ã7™larb@16012000mediatek,mt8195-smi-larb7  ó æ™cššTapbsmiã7 ‹larb@16013000mediatek,mt8195-smi-larb70 ó æ˜c››Tapbsmiã7 ­larb@16014000mediatek,mt8195-smi-larb7@ ó æ™cœœTapbsmiã7!‘larb@16015000mediatek,mt8195-smi-larb7P ó æ˜c��Tapbsmiã7!²clock-controller@1604f000mediatek,mt8195-camsys_rawa7ðVšclock-controller@1606f000mediatek,mt8195-camsys_yuva7ðV›clock-controller@1608f000mediatek,mt8195-camsys_rawb7ðVœclock-controller@160af000mediatek,mt8195-camsys_yuvb7 ðV�clock-controller@16140000mediatek,mt8195-camsys_mraw7Vžlarb@16141000mediatek,mt8195-smi-larb7 ó æ˜c1ž1 Tapbsmigalsã7"±larb@16142000mediatek,mt8195-smi-larb7  ó æ™cžžTapbsmiã7"�clock-controller@17200000mediatek,mt8195-ccusys7 VŸlarb@17201000mediatek,mt8195-smi-larb7  ó æ™cŸŸTapbsmiã7Œvideo-codec@18000000mediatek,mt8195-vcodec-dec Ç€ Ô“ + 7@Ì`video-codec@2000mediatek,mtk-vcodec-lat-soc7  Ô�à�á c"A))"�TselvdeclattopŠ"Aš"�ã7video-codec@10000mediatek,mtk-vcodec-lat7 Ä0 Ô““““““ c"A))"�TselvdeclattopŠ"Aš"�ã7video-codec@25000mediatek,mtk-vcodec-core7P ÃP Ô“ “¡“¢“£“¤“¥“¦“§“¨“© c"A**"�TselvdeclattopŠ"Aš"�ã7larb@1800d000mediatek,mt8195-smi-larb7Ð ó æ’c))Tapbsmiã7°larb@1800e000mediatek,mt8195-smi-larb7à ó æ c%)Tapbsmiã7�clock-controller@1800f000mediatek,mt8195-vdecsys_soc7ðV)larb@1802e000mediatek,mt8195-smi-larb7à ó æ’c**Tapbsmiã7¯clock-controller@1802f000mediatek,mt8195-vdecsys7ðV*larb@1803e000mediatek,mt8195-smi-larb7à ó æ c%+Tapbsmiã7Žclock-controller@1803f000mediatek,mt8195-vdecsys_core17ðV+clock-controller@190f3000mediatek,mt8195-apusys_pll70Vclock-controller@1a000000mediatek,mt8195-vencsys7V,larb@1a010000mediatek,mt8195-smi-larb7 ó æ’c,,Tapbsmiã7®video-codec@1a020000mediatek,mt8195-vcodec-enc7H Ô“`“a“b“c“d“v“w“x“y U Ç€c, Tvenc_selŠ"@š"�ã7+jpgdec-mastermediatek,mt8195-jpgdecã70 Ô“m“n“r“s“t“u+Ìjpgdec@1a040000mediatek,mt8195-jpgdec-hw70 Ô“m“n“r“s“t“u Wc,Tjpgdecã7jpgdec@1a050000mediatek,mt8195-jpgdec-hw70 Ô“m“n“r“s“t“u Xc,Tjpgdecã7jpgdec@1b040000mediatek,mt8195-jpgdec-hw70 Ô���Ž�’�“�”�• \c-Tjpgdecã7clock-controller@1b000000mediatek,mt8195-vencsys_core17V-syscon@1c01a0005mediatek,mt8195-vdosys0mediatek,mt8195-mmsyssyscon7  ü¡V ›¡ &jpgenc-mastermediatek,mt8195-jpgencã7 Ô�‡�ˆ�‰�Œ+Ìjpgenc@1a030000mediatek,mt8195-jpgenc-hw7 Ô“g“h“i“l Vc,Tjpgencã7jpgenc@1b030000mediatek,mt8195-jpgenc-hw7 Ô�‡�ˆ�‰�Œ [c-Tjpgencã7larb@1b010000mediatek,mt8195-smi-larb7 ó æ‚c--%  Tapbsmigalsã7�ovl@1c000000mediatek,mt8195-disp-ovl7 |ã7c& Ô“ ›¡rdma@1c002000mediatek,mt8195-disp-rdma7  ~ã7c& Ô“ ›¡ color@1c0030006mediatek,mt8195-disp-colormediatek,mt8173-disp-color70 ã7c& ›¡0ccorr@1c0040006mediatek,mt8195-disp-ccorrmediatek,mt8192-disp-ccorr7@ €ã7c& ›¡@aal@1c0050002mediatek,mt8195-disp-aalmediatek,mt8183-disp-aal7P �ã7c& ›¡Pgamma@1c0060006mediatek,mt8195-disp-gammamediatek,mt8183-disp-gamma7` ‚ã7c& ›¡`dither@1c0070008mediatek,mt8195-disp-dithermediatek,mt8183-disp-dither7p ƒã7c&  ›¡pdsi@1c008000(mediatek,mt8195-dsimediatek,mt8183-dsi7€ „ã7c&&*¢Tenginedigitalhs Ñ¢ ;dphy °disableddsc@1c009000mediatek,mt8195-disp-dsc7� …ã7c& ›¡�dsi@1c012000(mediatek,mt8195-dsimediatek,mt8183-dsi7  Žã7c&&+£Tenginedigitalhs Ñ£ ;dphy °disabledmerge@1c014000mediatek,mt8195-disp-merge7@ �ã7c& ›¡@dp-intf@1c015000mediatek,mt8195-dp-intf7P ‘c&,&!Tpixelenginepll°okayportendpoint ¤¶mutex@1c016000mediatek,mt8195-disp-mutex7` ’ã7c& ›¡` ³Ularb@1c018000mediatek,mt8195-smi-larb7€ ó æ’c&(&(%  Tapbsmigalsã7¥larb@1c019000mediatek,mt8195-smi-larb7� ó æ‚c&(% % Tapbsmigalsã7„syscon@1c100000mediatek,mt8195-vdosys1syscon7 ü¡ ›¡VD.smi@1c01b000mediatek,mt8195-smi-common-vdo7° c&%&&&)&$Tapbsmigals0gals1ã7’iommu@1c01f000mediatek,mt8195-iommu-vdo7ð8 ¥¦§¨©ª«¬­®¯°±² �šc&'Tbclkã7“mutex@1c101000mediatek,mt8195-disp-mutex7 îã7c. ›¡ ³Àlarb@1c102000mediatek,mt8195-smi-larb7  ó æ’c... Tapbsmigalsã7¦larb@1c103000mediatek,mt8195-smi-larb70 ó æ‚c..%  Tapbsmigalsã7…dma-controller@1c104000mediatek,mt8195-vdo1-rdma7@ ïc.ã7 Ô“@ ›¡@ Ûdma-controller@1c105000mediatek,mt8195-vdo1-rdma7P ðc.ã7 Ô�` ›¡P Ûdma-controller@1c106000mediatek,mt8195-vdo1-rdma7` ñc.ã7 Ô“A ›¡` Ûdma-controller@1c107000mediatek,mt8195-vdo1-rdma7p òc.ã7 Ô�a ›¡p Ûdma-controller@1c108000mediatek,mt8195-vdo1-rdma7€ óc.ã7 Ô“B ›¡€ Ûdma-controller@1c109000mediatek,mt8195-vdo1-rdma7� ôc.ã7 Ô�b ›¡� Ûdma-controller@1c10a000mediatek,mt8195-vdo1-rdma7  õc.ã7 Ô“C ›¡  Ûdma-controller@1c10b000mediatek,mt8195-vdo1-rdma7° öc.ã7 Ô�c ›¡° Ûvpp-merge@1c10c000mediatek,mt8195-disp-merge7À ÷c. .Tmergemerge_asyncã7 ›¡À #.vpp-merge@1c10d000mediatek,mt8195-disp-merge7Рøc. .Tmergemerge_asyncã7 ›¡Ð #.vpp-merge@1c10e000mediatek,mt8195-disp-merge7à ùc. .Tmergemerge_asyncã7 ›¡à #.vpp-merge@1c10f000mediatek,mt8195-disp-merge7ð úc. .Tmergemerge_asyncã7 ›¡ð #.vpp-merge@1c110000mediatek,mt8195-disp-merge7 ûc. .Tmergemerge_asyncã7 ›¡ 7.dp-intf@1c113000mediatek,mt8195-dp-intf70 ã7c./.!Tpixelenginepll°okayportendpoint ³¼hdr-engine@1c114000mediatek,mt8195-disp-ethdrp7@Pp� °À4Qmixervdo_fe0vdo_fe1gfx_fe0gfx_fe1vdo_beadl_dsp ›¡@¡P¡p¡�¡ ¡°¡Àhc.%. .#.!.$.".1.&.'.(.).*"ƒTmixervdo_fe0vdo_fe1gfx_fe0gfx_fe1vdo_beadl_dsvdo_fe0_asyncvdo_fe1_asyncgfx_fe0_asyncgfx_fe1_asyncvdo_be_asyncethdr_topã7 Ô�d�e (.3.4.5.6.7Evdo_fe0_asyncvdo_fe1_asyncgfx_fe0_asyncgfx_fe1_asyncvdo_be_asyncedp-tx@1c500000mediatek,mt8195-edp-tx7P€[´gdp_calibration_dataã7 ¤ N¤°okaydefaultµports+port@07endpoint ¶¤port@17endpoint _ ·ºaux-buspanel edp-panel j¸ w¹portendpoint º·dp-tx@1c600000mediatek,mt8195-dp-tx7`€[´gdp_calibration_dataã7 Ê N¤°okay ½default»ports+port@07endpoint ¼³port@17endpoint _thermal-zonescpu0-thermal �è �ú ¥½tripstrip-alert µL ÁÐEpassive¾trip-crit µ†  ÁÐ Ecriticalcooling-mapsmap0 ̾0 Ñ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu1-thermal �è �ú ¥½tripstrip-alert µL ÁÐEpassive¿trip-crit µ†  ÁÐ Ecriticalcooling-mapsmap0 Ì¿0 Ñ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu2-thermal �è �ú ¥½tripstrip-alert µL ÁÐEpassiveÀtrip-crit µ†  ÁÐ Ecriticalcooling-mapsmap0 ÌÀ0 Ñ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu3-thermal �è �ú ¥½tripstrip-alert µL ÁÐEpassiveÁtrip-crit µ†  ÁÐ Ecriticalcooling-mapsmap0 ÌÁ0 Ñ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu4-thermal �è �ú ¥½tripstrip-alert µL ÁÐEpassiveÂtrip-crit µ†  ÁÐ Ecriticalcooling-mapsmap0 ÌÂ0 Ñÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu5-thermal �è �ú ¥½tripstrip-alert µL ÁÐEpassiveÃtrip-crit µ†  ÁÐ Ecriticalcooling-mapsmap0 ÌÃ0 Ñÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu6-thermal �è �ú ¥½tripstrip-alert µL ÁÐEpassiveÄtrip-crit µ†  ÁÐ Ecriticalcooling-mapsmap0 ÌÄ0 Ñÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu7-thermal �è �ú ¥½tripstrip-alert µL ÁÐEpassiveÅtrip-crit µ†  ÁÐ Ecriticalcooling-mapsmap0 ÌÅ0 Ñÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿvpu0-thermal �è �ú ¥Ætripstrip-alert µL ÁÐEpassivetrip-crit µ†  ÁÐ Ecriticalvpu1-thermal �è �ú ¥Æ tripstrip-alert µL ÁÐEpassivetrip-crit µ†  ÁÐ Ecriticalgpu-thermal �è �ú ¥Æ tripstrip-alert µL ÁÐEpassivetrip-crit µ†  ÁÐ Ecriticalgpu1-thermal �è �ú ¥Æ tripstrip-alert µL ÁÐEpassivetrip-crit µ†  ÁÐ Ecriticalvdec-thermal �è �ú ¥Æ tripstrip-alert µL ÁÐEpassivetrip-crit µ†  ÁÐ Ecriticalimg-thermal �è �ú ¥Æ tripstrip-alert µL ÁÐEpassivetrip-crit µ†  ÁÐ Ecriticalinfra-thermal �è �ú ¥Ætripstrip-alert µL ÁÐEpassivetrip-crit µ†  ÁÐ Ecriticalcam0-thermal �è �ú ¥Ætripstrip-alert µL ÁÐEpassivetrip-crit µ†  ÁÐ Ecriticalcam1-thermal �è �ú ¥Ætripstrip-alert µL ÁÐEpassivetrip-crit µ†  ÁÐ Ecriticalsoc-area-thermal �è �ú ¥Çtripstrip-crit µH  Áè Ecriticalpmic-area-thermal �è � ¥Ètripstrip-crit µH  Áè Ecriticalbacklight-lcd0pwm-backlight àÿ ò@  Rÿ /É¡  jʹchosen4serial0:115200n8memory@40000000+memory7@€regulator-pp3300-disp-xregulator-fixedþpp3300_disp_x 2Z %2Z = Ä@ S7defaultËXj¸regulator-pp3300-ldo-z5regulator-fixedþpp3300_ldo_z5Yc 2Z %2Z XÊkregulator-pp3300-s3regulator-fixed þpp3300_s3Yc 2Z %2Z Xjgregulator-pp3300-z2regulator-fixed þpp3300_z2Yc 2Z %2Z XÊjregulator-pp4200-z2regulator-fixed þpp4200_z2Yc @@%@@XÊregulator-pp5000-s5regulator-fixed þpp5000_s5Yc LK@%LK@XÊregulator-ppvar-sysregulator-fixed þppvar_sysYcÊthermal-sensor-t1generic-adc-thermalxuÌ�sensor-channelà’ÿÿØðÿÿìxÍ~ˆ%'Ã:˜[N ïa¨„u0ˆ¸¹œ@]¯È ÃPÁÖØ€ê`Gýèpí$øÊ8€¬L“_�}sk† \š(O­°DÁ8;ÔÀ3èH,Çthermal-sensor-t2generic-adc-thermalxuÌ�sensor-channelà’ÿÿØðÿÿìxÍ~ˆ%'Ã:˜[N ïa¨„u0ˆ¸¹œ@]¯È ÃPÁÖØ€ê`Gýèpí$øÊ8€¬L“_�}sk† \š(O­°DÁ8;ÔÀ3èH,Èregulator-5v0-usb-vbusregulator-fixed þusb-vbus LK@%LK@@YKreserved-memory+Ìmemory@50000000shared-dma-pool7P�«4memory@60000000shared-dma-pool7`Ø«;memory@60d80000shared-dma-pool7`Ø«=memory@60e80000shared-dma-pool7`è(«:rt1019prealtek,rt1019p²rt1019p ½defaultÍ ¸d °disabled compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typedp-intf0dp-intf1gce0gce1ethdr0mutex0mutex1merge1merge2merge3merge4merge5vdo1-rdma0vdo1-rdma1vdo1-rdma2vdo1-rdma3vdo1-rdma4vdo1-rdma5vdo1-rdma6vdo1-rdma7i2c0i2c1i2c2i2c3i2c4i2c5i2c7mmc0mmc1serial0device_typeregenable-methodperformance-domainsclock-frequencycapacity-dmips-mhzcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cache#cooling-cellscpu-supplyphandlecpuentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedinterruptscpusstatusnum-channelswakeup-delay-msmediatek,platformmediatek,adspmediatek,dai-linkpinctrl-namespinctrl-0audio-routinglink-namemediatek,clk-providersound-dai#clock-cellsclocksclock-divclock-multclock-output-names#performance-domain-cellsopp-sharedopp-hzopp-microvoltrangesdma-ranges#interrupt-cells#redistributor-regionsinterrupt-controllermediatek,broken-save-restore-fwaffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangesmediatek,rsel-resistance-in-si-unitgpio-line-namespinmuxinput-enablebias-pull-upbias-disabledrive-strength-microampdrive-strengthbias-pull-downoutput-highoutput-low#power-domain-cellsdomain-supplyclock-namesmediatek,infracfgmediatek,disable-extrstassigned-clocksassigned-clock-parentsinterrupts-extended#io-channel-cellsmediatek,dmic-modemediatek,mic-type-0regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-always-onregulator-ramp-delayregulator-allowed-modes#iommu-cells#mbox-cellsfirmware-namememory-regionmediatek,rpmsg-namepower-domainsmbox-namesmboxesmediatek,topckgenresetsreset-namesmediatek,etdm-in2-cowork-sourcemediatek,etdm-out2-cowork-sourcemediatek,pad-selectspi-max-frequencywakeup-sourcegoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countpower-roledata-roletry-power-rolekeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapfunction-row-physmapnvmem-cellsnvmem-cell-names#thermal-sensor-cells#pwm-cellsinterrupt-namesmediatek,pericfgsnps,axi-configsnps,mtl-rx-configsnps,mtl-tx-configsnps,txpblsnps,rxpblsnps,clk-csrsnps,wr_osr_lmtsnps,rd_osr_lmtsnps,blensnps,rx-queues-to-usesnps,rx-sched-spsnps,dcb-algorithmsnps,map-to-dma-channelsnps,tx-queues-to-usesnps,tx-sched-wrrsnps,weightsnps,priorityphysmediatek,syscon-wakeupdr_modevusb33-supplyrx-fifo-depthvbus-supplybus-widthcap-mmc-highspeedcap-mmc-hw-reseths400-ds-delaymmc-hs200-1_8vmmc-hs400-1_8vno-sdiono-sdnon-removablepinctrl-1vmmc-supplyvqmmc-supplycap-sd-highspeedcd-gpiosno-mmcsd-uhs-sdr50sd-uhs-sdr104mediatek,u3p-dis-mskusb2-lpm-disablebus-rangeiommu-mapiommu-map-maskphy-namesinterrupt-map-maskinterrupt-mapspi-rx-bus-widthspi-tx-bus-widthbits#phy-cellsi2c-scl-internal-delay-nsvcc-supply#sound-dai-cellsrealtek,jd-srcAVDD-supplyMICVDD-supplyVBAT-supplyrealtek,amic-delay-msreset-gpiossound-name-prefixhid-descr-addrpost-power-on-delay-msvdd-supplyoperating-points-v2power-domain-namesmali-supplymediatek,gce-client-regmediatek,gce-eventsmediatek,scpiommus#dma-cellsmediatek,smimediatek,larb-idmediatek,larbsremote-endpointmediatek,merge-mutemediatek,merge-fifo-enmax-linkrate-mhzdata-lanespower-supplybacklightpolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicebrightness-levelsdefault-brightness-levelenable-gpiosnum-interpolated-stepspwmsstdout-pathenable-active-highgpiovin-supplyregulator-boot-onio-channelsio-channel-namestemperature-lookup-tableno-maplabelsdb-gpios