Ð þíþ°8ñÀ( ðñˆIgoogle,hayato-rev5-sku2google,hayato-sku2google,hayatomediatek,mt8192 +7Google Hayato rev5 =convertiblealiasesJ/soc/ovl@14005000O/soc/ovl@14006000W/soc/ovl@14014000_/soc/rdma@14007000e/soc/rdma@14015000k/soc/i2c@11f00000p/soc/i2c@11d20000u/soc/i2c@11d21000z/soc/i2c@11cb0000/soc/i2c@11d00000„/soc/mmc@11f60000‰/soc/mmc@11f70000Ž/soc/serial@11002000fixed-factor-clock-13mfixed-factor-clock–£ª´¿clk13mÒ&oscillator0 fixed-clock–ÚŒº€¿clk26mÒoscillator1 fixed-clock–Ú€¿clk32kcpus+cpu@0êcpuarm,cortex-a55öúpsciÚec3@€%@7€D€Q@c€p�•«¨Ò cpu@100êcpuarm,cortex-a55öúpsciÚec3@€%@7€D€Q@c€p�•«¨Ò cpu@200êcpuarm,cortex-a55öúpsciÚec3@€%@7€D€Q@c€p�•«¨Ò cpu@300êcpuarm,cortex-a55öúpsciÚec3@€%@7€D€Q@c€p�•«¨Ò cpu@400êcpuarm,cortex-a76öúpsciÚ�fÔÀ%@7DQ@cp �•¨Òcpu@500êcpuarm,cortex-a76öúpsciÚ�fÔÀ%@7DQ@cp �•¨Òcpu@600êcpuarm,cortex-a76öúpsciÚ�fÔÀ%@7DQ@cp �•¨Òcpu@700êcpuarm,cortex-a76öúpsciÚ�fÔÀ%@7DQ@cp �•¨Òcpu-mapcluster0core0· core1· core2· core3· core4·core5·core6·core7·l2-cache0cache»'@9pÇÒl2-cache1cache»'@9pÇÒ l3-cachecache» '@9ÇÒidle-statesÕpscicpu-retention-larm,idle-stateâù 7Œ+ Òcpu-retention-barm,idle-stateâù #‘+ÐÒcpu-off-larm,idle-stateâù <›+\Òcpu-off-barm,idle-stateâù (›+ Òpmu-a55arm,cortex-a55-pmu <pmu-a76arm,cortex-a76-pmu <psci arm,psci-1.0smctimerarm,armv8-timer @<   ÚÆ]@opp-table-0operating-points-v2GÒ\opp-358000000RV¥€Y @*opp-399000000RÈAÀY pþopp-440000000R9ÞY ¡Òopp-482000000Rº¼€Y Ò¦opp-523000000R,XÀY zopp-564000000R!�õY 4Nopp-605000000R$‘@Y e"opp-647000000R&�oÀY •öopp-688000000R) Y ÆÊopp-724000000R+']Y opp-748000000R,•“Y @Üopp-772000000R.ÉY q°opp-795000000R/b¼ÀY ¢„opp-819000000R0ÐòÀY ÓXopp-843000000R2?(ÀY ,opp-866000000R3ž€Y 5soc+ simple-busgkperformance-controller@11bc10mediatek,cpufreq-hw ö¼ ½0 rÒinterrupt-controller@c000000 arm,gic-v3Œ� ´ ö   < ÉÒppi-partitionsinterrupt-partition-0é Òinterrupt-partition-1éÒsyscon@10000000 mediatek,mt8192-topckgensysconö–Òsyscon@10001000 mediatek,mt8192-infracfgsysconö–òÒsyscon@10003000mediatek,mt8192-pericfgsysconö0–Ò3pinctrl@10005000mediatek,mt8192-pinctrl°öPÂÑÓÔâçêòó°]ÿiocfg0iocfg_rmiocfg_bmiocfg_bliocfg_briocfg_lmiocfg_lbiocfg_rtiocfg_ltiocfg_tleint %Ü´<ÔŒ €1I2S_DP_LRCKIS_DP_BCLKI2S_DP_MCLKI2S_DP_DATAOUTSAR0_INT_ODLEC_AP_INT_ODLEDPBRDG_INT_ODLDPBRDG_INT_ODLDPBRDG_PWRENDPBRDG_RST_ODLI2S_HP_MCLKI2S_HP_BCKI2S_HP_LRCKI2S_HP_DATAINAP_FLASH_WP_LTRACKPAD_INT_ODLEC_AP_HPD_ODSD_CD_ODLHP_INT_ODL_ALCEN_PP1000_DPBRDGAP_GPIO20TOUCH_INT_L_1V8UART_BT_WAKE_ODLAP_GPIO23AP_SPI_FLASH_CS_LAP_SPI_FLASH_CLKEN_PP3300_DPBRDG_DXAP_SPI_FLASH_MOSIAP_SPI_FLASH_MISOI2S_HP_DATAOUTAP_GPIO30I2S_SPKR_MCLKI2S_SPKR_BCLKI2S_SPKR_LRCKI2S_SPKR_DATAINI2S_SPKR_DATAOUTAP_SPI_H1_TPM_CLKAP_SPI_H1_TPM_CS_LAP_SPI_H1_TPM_MISOAP_SPI_H1_TPM_MOSIBL_PWMEDPBRDG_PWRENEDPBRDG_RST_ODLEN_PP3300_HUBHUB_RST_LSD_CLKSD_CMDSD_DATA3SD_DATA0SD_DATA2SD_DATA1PCIE_WAKE_ODLPCIE_RST_LPCIE_CLKREQ_ODLSPMI_SCLSPMI_SDAAP_GOODUART_DBG_TX_AP_RXUART_AP_TX_DBG_RXUART_AP_TX_BT_RXUART_BT_TX_AP_RXMIPI_DPI_D0_RMIPI_DPI_D1_RMIPI_DPI_D2_RMIPI_DPI_D3_RMIPI_DPI_D4_RMIPI_DPI_D5_RMIPI_DPI_D6_RMIPI_DPI_D7_RMIPI_DPI_D8_RMIPI_DPI_D9_RMIPI_DPI_D10_RMIPI_DPI_DE_RMIPI_DPI_D11_RMIPI_DPI_VSYNC_RMIPI_DPI_CLK_RMIPI_DPI_HSYNC_RPCM_BT_DATAINPCM_BT_SYNCPCM_BT_DATAOUTPCM_BT_CLKAP_I2C_AUDIO_SCLAP_I2C_AUDIO_SDASCP_I2C_SCLSCP_I2C_SDAAP_I2C_WLAN_SCLAP_I2C_WLAN_SDAAP_I2C_DPBRDG_SCLAP_I2C_DPBRDG_SDAEN_PP1800_DPBRDG_DXEN_PP3300_EDP_DXEN_PP1800_EDPBRDG_DXEN_PP1000_EDPBRDGSCP_JTAG0_TDOSCP_JTAG0_TDISCP_JTAG0_TMSSCP_JTAG0_TCKSCP_JTAG0_TRSTNEN_PP3000_VMC_PMUEN_PP3300_DISPLAY_DXTOUCH_RST_L_1V8TOUCH_REPORT_DISABLEAP_I2C_TRACKPAD_SCL_1V8AP_I2C_TRACKPAD_SDA_1V8EN_PP3300_WLANBT_KILL_LWIFI_KILL_LSET_VMC_VOLT_AT_1V8EN_SPKAP_WARM_RST_REQEN_PP3000_SD_S3AP_EDP_BKLTENAP_SPI_EC_CLKAP_SPI_EC_CS_LAP_SPI_EC_MISOAP_SPI_EC_MOSIAP_I2C_EDPBRDG_SCLAP_I2C_EDPBRDG_SDAMT6315_PROC_INTMT6315_GPU_INTUART_SERVO_TX_SCP_RXUART_SCP_TX_SERVO_RXBT_RTS_AP_CTSAP_RTS_BT_CTSUART_AP_WAKE_BT_ODLWLAN_ALERT_ODLEC_IN_RW_ODLH1_AP_INT_ODLMSDC0_CMDMSDC0_DAT0MSDC0_DAT2MSDC0_DAT4MSDC0_DAT6MSDC0_DAT1MSDC0_DAT5MSDC0_DAT7MSDC0_DSLMSDC0_CLKMSDC0_DAT3MSDC0_RST_LSCP_VREQ_VAOAUD_DAT_MOSI2AUD_NLE_MOSI1AUD_NLE_MOSI0AUD_DAT_MISO2AP_I2C_SAR_SDAAP_I2C_SAR_SCLAP_I2C_PWR_SCLAP_I2C_PWR_SDAAP_I2C_TS_SCL_1V8AP_I2C_TS_SDA_1V8SRCLKENA0SRCLKENA1AP_EC_WATCHDOG_LPWRAP_SPI0_MIPWRAP_SPI0_CSNPWRAP_SPI0_MOPWRAP_SPI0_CKAP_RTC_CLK32KAUD_CLK_MOSIAUD_SYNC_MOSIAUD_DAT_MOSI0AUD_DAT_MOSI1AUD_DAT_MISO0AUD_DAT_MISO1Òanx7625-default-pinsÒ?pins-outA)*Hpins-inAS`aud-clk-mosi-off-pinsÒˆpins-mosi-offAÖ×aud-clk-mosi-on-pinsÒ‰pins-mosi-onAÖ×m aud-dat-miso-ch34-off-pinsÒžpins-miso-offAÇaud-dat-miso-ch34-on-pinsÒŸpins-miso-onAÇaud-dat-miso-off-pinsÒŒpins-miso-offAÚÛaud-dat-miso-on-pinsÒ�pins-miso-onAÚÛm aud-dat-miso2-off-pinsÒ”pins-miso-offAÇaud-dat-miso2-on-pinsÒ•pins-miso-onAÇaud-dat-mosi-ch34-off-pinsÒœpins-mosi-offAÄaud-dat-mosi-ch34-on-pinsÒ�pins-mosi-onAÄaud-dat-mosi-off-pinsÒŠpins-mosi-offAØÙaud-dat-mosi-on-pinsÒ‹pins-mosi-onAØÙm aud-gpio-i2s3-off-pinsÒ–pins-i2s3-off A !#aud-gpio-i2s3-on-pinsÒ—pins-i2s3-on A !#aud-gpio-i2s8-off-pinsÒ˜pins-i2s8-offA aud-gpio-i2s8-on-pinsÒ™pins-i2s8-onA    aud-gpio-i2s9-off-pinsÒšpins-i2s9-offAaud-gpio-i2s9-on-pinsÒ›pins-i2s9-onAaud-gpio-tdm-off-pinsÒ pins-tdm-offAaud-gpio-tdm-on-pinsÒ¡pins-tdm-onAaud-nle-mosi-off-pinsÒ’pins-nle-mosi-offAÅÆaud-nle-mosi-on-pinsÒ“pins-nle-mosi-onAÅÆcr50-irq-default-pinsÒ-pins-gsc-ap-int-odlA«Scros-ec-irq-default-pinsÒ+pins-ec-ap-int-odlAS`i2c0-default-pinsÒQpins-busAÌÍ`Ë|èi2c1-default-pinsÒJpins-busAvw`Ë|èi2c2-default-pinsÒLpins-busA�Ž`Ëi2c3-default-pinsÒ>pins-busA ¡”|èi2c7-default-pinsÒHpins-busA|}”|èmmc0-default-pinsÒTpins-cmd-dat$A¸¼¹Áº½»¾·Sm`epins-clkAÀm¡fpins-rstAÂm¡emmc0-uhs-pinsÒUpins-cmd-dat$A¸¼¹Áº½»¾·Sm `epins-clkAÀm ¡fpins-rstAÂm¡epins-dsA¿m ¡fmmc1-default-pinsÒXpins-cmd-datA68754Sm`epins-clkA3m¡fpins-insertAS`mmc1-uhs-pinsÒYpins-cmd-datA68754Sm`epins-clkA3Sm¡fnor-flash-default-pinsÒ<pins-cs-io1AS`m pins-io0A`m pins-clkAS`m pcie-default-pinsÒ:pins-pcie-wakeA?`pins-pcie-peresetA@pins-pcie-clkreqAA`pins-wifi-killA‘°pp1000-dpbrdg-en-pinsÒ~pins-enAHpp1000-mipibrdg-en-pinsÒ€pins-enA�Hpp1800-dpbrdg-en-pinsÒ�pins-enA~Hpp1800-mipibrd-en-pinsÒ‚pins-enA€Hpp3300-dpbrdg-en-pinsÒƒpins-enAHpp3300-mipibrdg-en-pinsÒ„pins-enAHpp3300-wlan-pinsÒ…pins-pcie-en-pp3300-wlanA�°pwm0-default-pinsÒ)pins-pwmA(pins-inhibitA˜°rt1015p-default-pinsÒ†pinsA“Hscp-pinsÒ/pins-vreq-vaoAÃspi1-default-pinsÒ*pins-cs-mosi-clk A�Ÿœ”pins-misoAž¡spi5-default-pinsÒ,pins-busA&%'$”trackpad-default-pinsÒMpins-int-nAS`gtouchscreen-default-pinsÒRpins-irqAS`pins-resetA‰°pins-report-swAŠHvow-clk-miso-off-pinsÒ�pins-miso-offAÛvow-clk-miso-on-pinsÒ‘pins-miso-onAÛvow-dat-miso-off-pinsÒŽpins-miso-offAÚvow-dat-miso-on-pinsÒ�pins-miso-onAÚsyscon@10006000)mediatek,mt8192-scpsyssysconsimple-mfdö`power-controller!mediatek,mt8192-power-controller+¼Ò7power-domain@0ö£:/Ðaudioaudio1audio2ܼpower-domain@1ö£Ðconnܼpower-domain@2ö£ Ðmfgalt+¼îpower-domain@3öÜ+¼îpower-domain@4ö¼power-domain@5ö¼power-domain@6ö¼power-domain@7ö¼power-domain@8ö¼power-domain@9ö (£ !Ðdispdisp-0disp-1disp-2disp-3Ü+¼power-domain@10ö (£Ðipeipe-0ipe-1ipe-2ipe-3ܼpower-domain@11ö £Ðispisp-0isp-1ܼpower-domain@12ö £Ðisp2isp2-0isp2-1ܼpower-domain@13ö £ Ðmdpmdp-0ܼpower-domain@14ö£3 Ðvencvenc-0ܼpower-domain@15ö £4   Ðvdecvdec-0vdec-1vdec-2Ü+¼power-domain@16ö£!!!Ðvdec2-0vdec2-1vdec2-2¼power-domain@17ö(£ """"Ðcamcam-0cam-1cam-2cam-3Ü+¼power-domain@18ö£# Ðcam_rawa-0¼power-domain@19ö£$ Ðcam_rawb-0¼power-domain@20ö£% Ðcam_rawc-0¼watchdog@10007000mediatek,mt8192-wdtöpòÒ6syscon@1000c000"mediatek,mt8192-apmixedsyssysconöÀ–Ò2timer@10017000,mediatek,mt8192-timermediatek,mt6765-timeröp<é£&pwrap@10026000mediatek,mt6873-pwrapö`ÿpwrap<Ü£ Ðspiwrapü ƒpmicmediatek,mt6359´Œ #Öadcmediatek,mt6359-auxadc7mt6359codecI\pregulatorsmediatek,mt6359-regulatorbuck_vs1„vs1“ 5«!‘ÀÃßbuck_vgpu11„vgpu11“€«7óˆÃÈ ßbuck_vmodem„vmodem“€«Èàó*ÃÈbuck_vpu„vpu“€«7óˆÃÈ buck_vcore„vcore“€«Ö óˆÃÈ buck_vs2„vs2“ 5«jÃßÒbuck_vpa„vpa“¡ «7±ÐÃ,buck_vproc2„vproc2“€«7óLÃÈ buck_vproc1„vproc1“€«7óLÃÈ buck_vcore_sshub „vcore_sshub“€«7buck_vgpu11_sshub „vgpu11_sshub“Æ«Æßldo_vaud18„vaud18“w@«w@Ãðldo_vsim1„vsim1“ð «/M`ldo_vibr„vibr“O€«2Z ldo_vrf12„vrf12“Èà«Ö ßldo_vusb„vusb“-ÆÀ«-ÆÀÃÀßldo_vsram_proc2 „vsram_proc2“¡ «½¶óLÃðßldo_vio18„vio18“ð «ýàÃÀßÒKldo_vcamio„vcamio“ð «ýàldo_vcn18„vcn18“w@«w@Ãðldo_vfe28„vfe28“*¹€«*¹€Ãxldo_vcn13„vcn13“ » «Ö ldo_vcn33_1_bt „vcn33_1_bt“*¹€«5gàldo_vcn33_1_wifi „vcn33_1_wifi“*¹€«5gàldo_vaux18„vaux18“w@«w@Ãðßldo_vsram_others „vsram_others“ q°« 5óˆÃð 7'Òldo_vefuse„vefuse“ð «„€ldo_vxo22„vxo22“w@«!‘Àßldo_vrfck„vrfck“ã`«ð ldo_vrfck_1„vrfck“ëÀ«jldo_vbif28„vbif28“*¹€«*¹€Ãðldo_vio28„vio28“*¹€«2Z ßldo_vemc„vemc“,@ «2Z ldo_vemc_1„vemc“&% «2Z ÒVldo_vcn33_2_bt „vcn33_2_bt“*¹€«5gàldo_vcn33_2_wifi „vcn33_2_wifi“*¹€«5gàldo_va12„va12“O€«Ö ßldo_va09„va09“ 5«O€ldo_vrf18„vrf18“ð «žPldo_vsram_md „vsram_md“¡ «½¶ó*Ãðldo_vufs„vufs“ð «ýàßÒWldo_vm18„vm18“ð «ýàßldo_vbbck„vbbck“Èà«O€ldo_vsram_proc1 „vsram_proc1“¡ «½¶óLÃðßldo_vsim2„vsim2“ð «/M`ldo_vsram_others_sshub„vsram_others_sshub“¡ «½¶rtcmediatek,mt6358-rtcspmi@10027000mediatek,mt6873-spmi öp� ÿpmifspmimst£8(Ðpmif_sys_ckpmif_tmr_ckspmimst_clk_muxü ƒ+pmic@6mediatek,mt6315-regulatoröregulatorsvbuck1„Vbcpu“€«7à ßvbuck3„Vlcpu“€«7à ßpmic@7mediatek,mt6315-regulatoröregulatorsvbuck1„Vgpu“€« 5à  7'Òmailbox@10228000mediatek,mt8192-gceö"€@<ËT£ÐgceÒ]clock-controller@10720000mediatek,mt8192-scp_adspör–`failserial@11002000*mediatek,mt8192-uartmediatek,mt6577-uartö <m £ Ðbaudbus`okayserial@11003000*mediatek,mt8192-uartmediatek,mt6577-uartö0<n £ Ðbaudbus `disabledclock-controller@11007000mediatek,mt8192-imp_iic_wrap_cöp–spi@1100a000(mediatek,mt8192-spimediatek,mt6765-spi+ö <Ÿ£MÐparent-clksel-clkspi-clk `disabledthermal-sensor@1100b000mediatek,mt8192-lvts-apö° <©£ gn'zlvts-calib-data-1‹Ò{svs@1100bc00mediatek,mt8192-svsö¼<§£ Ðmainn('(zsvs-calibration-datat-calibration-datag¡svs_rstpwm@1100e000mediatek,mt8183-disp-pwmöà<«­£!8Ðmainmm`okay¸defaultÆ)Ò|spi@11010000(mediatek,mt8192-spimediatek,mt6765-spi+ö< £M<Ðparent-clksel-clkspi-clk`okayиdefaultÆ*ec@0google,cros-ec-spiö #ä-ÆÀ¸defaultÆ+ö+pwmgoogle,cros-ec-pwm­ `disabledi2c-tunnelgoogle,cros-ec-i2c-tunnel+sbs-battery@bsbs,sbs-batteryö *regulator@0google,cros-ec-regulatorö“w@«2Z Ò[regulator@1google,cros-ec-regulatorö“2Z «2Z ÒZtypecgoogle,cros-ec-typec+connector@0usb-c-connectorö?leftEdualPhostZsourceconnector@1usb-c-connectorö?rightEdualPhostZsourcekeyboard-controllergoogle,cros-ec-keybiy ŒD¦žŸ­txàá q rs}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g i(³  spi@11012000(mediatek,mt8192-spimediatek,mt6765-spi+ö <¡£M>Ðparent-clksel-clkspi-clk `disabledspi@11013000(mediatek,mt8192-spimediatek,mt6765-spi+ö0<¢£M?Ðparent-clksel-clkspi-clk `disabledspi@11018000(mediatek,mt8192-spimediatek,mt6765-spi+ö€<££MLÐparent-clksel-clkspi-clk `disabledspi@11019000(mediatek,mt8192-spimediatek,mt6765-spi+ö�<¤£MMÐparent-clksel-clkspi-clk`okay È%иdefaultÆ,tpm@0 google,cr50ö #«äB@¸defaultÆ-spi@1101d000(mediatek,mt8192-spimediatek,mt6765-spi+öÐ<¥£MmÐparent-clksel-clkspi-clk `disabledspi@1101e000(mediatek,mt8192-spimediatek,mt6765-spi+öà<¦£MnÐparent-clksel-clkspi-clk `disabledscp@10500000mediatek,mt8192-scp0öPrp€ÿsramcfgl1tcm<³£Ðmain`okayÑmediatek/mt8192/scp.imgß.¸defaultÆ/Òqcros-ec-rpmsggoogle,cros-ec-rpmsgícros-ec-rpmsgusb@11200000'mediatek,mt8192-xhcimediatek,mtk-xhci ö  > ÿmacippc#ahost01ü"# ]] £72R$Ðsys_ckref_ckmcu_ckdma_ckxhci_ckö 3 f`okay-4;5syscon@11210000mediatek,mt8192-audsyssysconö! –Ò8mt8192-afe-pcmmediatek,mt8192-audio<Êg6 ¡audiosysG2Ü[m7¼£88888888888 8 88888888/:H/e0i+g,k;<=>?@ABCDŽ��‘’“”•–—˜7uÐaud_afe_clkaud_dac_clkaud_dac_predis_clkaud_adc_clkaud_adda6_adc_clkaud_apll22m_clkaud_apll24m_clkaud_apll1_tuner_clkaud_apll2_tuner_clkaud_tdm_clkaud_tml_clkaud_nleaud_dac_hires_clkaud_adc_hires_clkaud_adc_hires_tmlaud_adda6_adc_hires_clkaud_3rd_dac_clkaud_3rd_dac_predis_clkaud_3rd_dac_tmlaud_3rd_dac_hires_clkaud_infra_clkaud_infra_26m_clktop_mux_audiotop_mux_audio_inttop_mainpll_d4_d4top_mux_aud_1top_apll1_cktop_mux_aud_2top_apll2_cktop_mux_aud_eng1top_apll1_d4top_mux_aud_eng2top_apll2_d4top_i2s0_m_seltop_i2s1_m_seltop_i2s2_m_seltop_i2s3_m_seltop_i2s4_m_seltop_i2s5_m_seltop_i2s6_m_seltop_i2s7_m_seltop_i2s8_m_seltop_i2s9_m_seltop_apll12_div0top_apll12_div1top_apll12_div2top_apll12_div3top_apll12_div4top_apll12_divbtop_apll12_div5top_apll12_div6top_apll12_div7top_apll12_div8top_apll12_div9top_mux_audio_htop_clk26m_clkÒ‡pcie@11230000mediatek,mt8192-pcieêpciö#  ÿpcie-mac+0£+'*j^\/Ðpl_250mtl_26mtl_96mtl_32kperi_26mtop_133mü) Q<û{ÿ8k‚€�€€€Œ…`˜9999¸defaultÆ:ß;interrupt-controller´ŒÒ9pcie@0,0êpciö¦{+kwifi@0,0(öspi@11234000mediatek,mt8192-norö#@à<¯£:w] Ðspisfaxiü: b+`okay¸defaultÆ<flash@0 winbond,w25q64jwmjedec,spi-noröäu°Áthermal-sensor@11278000mediatek,mt8192-lvts-mcuö'€<ª£ gn'zlvts-calib-data-1‹Òrefuse@11c10000%mediatek,mt8192-efusemediatek,efuseöÁ+socinfo-data1@44öDsocinfo-data2@50öPdata1@1c0öÀXÒ'calib@580ö€hÒ(i2c@11cb0000mediatek,mt8192-i2c öË!s€<s£=x Ðmaindmaª+`okayÚ€¸defaultÆ>anx7625@58analogix,anx7625öX¸defaultÆ? Ò) ß*ë@øABports+port@0öendpointCÒaport@1öendpointDÒFaux-buspanel edp-panel"B/EportendpointFÒDclock-controller@11cb1000mediatek,mt8192-imp_iic_wrap_eöË–Ò=i2c@11d00000mediatek,mt8192-i2c öÐ!v€<w£Gx Ðmaindmaª+`okayÚ€¸defaultÆHi2c@11d01000mediatek,mt8192-i2c öÐ!w€€<x£Gx Ðmaindmaª+ `disabledi2c@11d02000mediatek,mt8192-i2c öÐ !y€<y£Gx Ðmaindmaª+ `disabledclock-controller@11d03000mediatek,mt8192-imp_iic_wrap_söÐ0–ÒGi2c@11d20000mediatek,mt8192-i2c öÒ!q€<q£Ix Ðmaindmaª+`okayÚ€¸defaultÆJaudio-codec@1aö #9HYKeKrK�4realtek,rt5682sÒ£i2c@11d21000mediatek,mt8192-i2c öÒ!q€€<r£Ix Ðmaindmaª+`okayÚ€�18¸defaultÆLtrackpad@15elan,ekth3000ö #¸defaultÆM Nöi2c@11d22000mediatek,mt8192-i2c öÒ !s€€<t£Ix Ðmaindmaª+ `disabledclock-controller@11d23000 mediatek,mt8192-imp_iic_wrap_wsöÒ0–ÒIi2c@11e00000mediatek,mt8192-i2c öà!u€<u£Ox Ðmaindmaª+ `disabledclock-controller@11e01000mediatek,mt8192-imp_iic_wrap_wöà–ÒOt-phy@11e40000.mediatek,mt8192-tphymediatek,generic-tphy-v2+käusb-phy@0ö£Ðref«Ò0usb-phy@700ö £Ðref«Ò1dsi-phy@11e50000mediatek,mt8183-mipi-txöå£2 –« ¿mipi_tx0_pll`okayÒ`i2c@11f00000mediatek,mt8192-i2c öð!p€€<p£Px Ðmaindmaª+`okayÚ€¸defaultÆQtouchscreen@10ö #¸defaultÆR hid-over-i2c¶ ÍÜNi2c@11f01000mediatek,mt8192-i2c öð!u€€<v£Px Ðmaindmaª+ `disabledclock-controller@11f02000mediatek,mt8192-imp_iic_wrap_nöð –ÒPclock-controller@11f10000mediatek,mt8192-msdc_topöñ–ÒSmmc@11f60000(mediatek,mt8192-mmcmediatek,mt8183-mmc ööõ<c8£S SSSSS3Ðsourcehclksource_cgsys_cgpclk_cgaxi_cgahb_cg`okay¸defaultstate_uhsÆTçU·è ëÂñVýW   + : G X r( � ‰ �mmc@11f70000(mediatek,mt8192-mmcmediatek,mt8183-mmc ö÷Ç<g8£S SSSSS3Ðsourcehclksource_cgsys_cgpclk_cgaxi_cgahb_cg`okay¸defaultstate_uhsÆXçY·è ë �ñZý[ ¦ · Ä � Ògpu@13000000)mediatek,mt8192-maliarm,mali-valhall-jmö@0<mlk jobmmugpu£2(m77777 Ùcore0core1core2core3core4 ì\`okay clock-controller@13fbf000mediatek,mt8192-mfgcfgöûð–syscon@14000000mediatek,mt8192-mmsyssysconö–ò ]] ]Òmutex@14001000mediatek,mt8192-disp-mutexö<ü£ ] +²³m7 smi@14002000mediatek,mt8192-smi-commonö  £ Ðapbsmigals0gals1m7 Ò^larb@14003000mediatek,mt8192-smi-larbö0 ? P^£Ðapbsmim7 Òblarb@14004000mediatek,mt8192-smi-larbö@ ? P^£Ðapbsmim7 Òcovl@14005000mediatek,mt8192-disp-ovlöP<þ£ ]__m7  ]Povl@14006000mediatek,mt8192-disp-ovl-2lö`<ÿm7 £ ]_"_  ]`rdma@140070004mediatek,mt8192-disp-rdmamediatek,mt8183-disp-rdmaöp<£ ]_ dm7  ]pcolor@140090006mediatek,mt8192-disp-colormediatek,mt8173-disp-colorö�<m7 £ ]�ccorr@1400a000mediatek,mt8192-disp-ccorrö <m7 £  ] aal@1400b0002mediatek,mt8192-disp-aalmediatek,mt8183-disp-aalö°<m7 £ ]°gamma@1400c0006mediatek,mt8192-disp-gammamediatek,mt8183-disp-gammaöÀ<m7 £  ]Àpostmask@1400d000mediatek,mt8192-disp-postmasköÐ<m7 £  ]Ðdither@1400e0008mediatek,mt8192-disp-dithermediatek,mt8183-disp-ditheröà<m7 £  ]àdsi@14010000mediatek,mt8183-dsiö< £ `Ðenginedigitalhs` |dphym7 g`okayportendpointaÒCovl@14014000mediatek,mt8192-disp-ovl-2lö@< m7 £ ]_#_! ]@rdma@140150004mediatek,mt8192-disp-rdmamediatek,mt8183-disp-rdmaöP< m7 £ ]_% d ]Pdpi@14016000mediatek,mt8192-dpiö`<£!2Ðpixelenginepll `disabledm4u@1401d000mediatek,mt8192-m4uöÐ< †bcdefghijklmnop<£Ðbclkm7  •Ò_clock-controller@15020000mediatek,mt8192-imgsysö–Òlarb@1502e000mediatek,mt8192-smi-larböà ?  P^£Ðapbsmim7 Òhclock-controller@15820000mediatek,mt8192-imgsys2ö‚–Òlarb@1582e000mediatek,mt8192-smi-larbö‚à ?  P^£Ðapbsmim7 Òivideo-codec@16000000mediatek,mt8192-vcodec-decö ¢q ]_€+k`video-codec@10000mediatek,mtk-vcodec-latö<ª@ ]_ _¡_¢_£_¤_¥_¦_§(£4   FÐselsoc-vdecsoc-latvdectopü4 Fm7video-codec@25000mediatek,mtk-vcodec-coreöP<©X ]_€_�_‚_ƒ_„_…_†_‡_ˆ_‰_Š(£4!!!FÐselsoc-vdecsoc-latvdectopü4 Fm7larb@1600d000mediatek,mt8192-smi-larböÐ ? P^£ Ðapbsmim7Òfclock-controller@1600f000mediatek,mt8192-vdecsys_socöð–Ò larb@1602e000mediatek,mt8192-smi-larböà ? P^£!!Ðapbsmim7Òeclock-controller@1602f000mediatek,mt8192-vdecsysöð–Ò!clock-controller@17000000mediatek,mt8192-vencsysö–Òlarb@17010000mediatek,mt8192-smi-larbö ? P^£Ðapbsmim7Ògvcodec@17020000mediatek,mt8192-vcodec-encö X ]_à_á_â_ã_ä_å_æ_ç_è_í_î<5 ¢qm7£ Ðvenc_selü3 Wclock-controller@1a000000mediatek,mt8192-camsysö–Ò"larb@1a001000mediatek,mt8192-smi-larbö ?  P^£""Ðapbsmim7Òjlarb@1a002000mediatek,mt8192-smi-larbö  ? P^£""Ðapbsmim7Òklarb@1a00f000mediatek,mt8192-smi-larböð ? P^£##Ðapbsmim7Òllarb@1a010000mediatek,mt8192-smi-larbö ? P^£$$Ðapbsmim7Òmlarb@1a011000mediatek,mt8192-smi-larbö ? P^£%%Ðapbsmim7Ònclock-controller@1a04f000mediatek,mt8192-camsys_rawaöð–Ò#clock-controller@1a06f000mediatek,mt8192-camsys_rawböð–Ò$clock-controller@1a08f000mediatek,mt8192-camsys_rawcöð–Ò%clock-controller@1b000000mediatek,mt8192-ipesysö–Òlarb@1b00f000mediatek,mt8192-smi-larböð ? P^£Ðapbsmim7 Òplarb@1b10f000mediatek,mt8192-smi-larböð ? P^£Ðapbsmim7 Òoclock-controller@1f000000mediatek,mt8192-mdpsysö–Òlarb@1f002000mediatek,mt8192-smi-larbö  ? P^£Ðapbsmim7 Òdthermal-zonescpu0-thermal ¯è ½ú Órtripstrip-alert ãL ïÐEpassiveÒstrip-crit ㆠ ïÐ Ecriticalcooling-mapsmap0 ús0 ÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿcpu1-thermal ¯è ½ú Órtripstrip-alert ãL ïÐEpassiveÒttrip-crit ㆠ ïÐ Ecriticalcooling-mapsmap0 út0 ÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿcpu2-thermal ¯è ½ú Órtripstrip-alert ãL ïÐEpassiveÒutrip-crit ㆠ ïÐ Ecriticalcooling-mapsmap0 úu0 ÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿcpu3-thermal ¯è ½ú Órtripstrip-alert ãL ïÐEpassiveÒvtrip-crit ㆠ ïÐ Ecriticalcooling-mapsmap0 úv0 ÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿcpu4-thermal ¯è ½ú Órtripstrip-alert ãL ïÐEpassiveÒwtrip-crit ㆠ ïÐ Ecriticalcooling-mapsmap0 úw0 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu5-thermal ¯è ½ú Órtripstrip-alert ãL ïÐEpassiveÒxtrip-crit ㆠ ïÐ Ecriticalcooling-mapsmap0 úx0 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu6-thermal ¯è ½ú Órtripstrip-alert ãL ïÐEpassiveÒytrip-crit ㆠ ïÐ Ecriticalcooling-mapsmap0 úy0 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu7-thermal ¯è ½ú Órtripstrip-alert ãL ïÐEpassiveÒztrip-crit ㆠ ïÐ Ecriticalcooling-mapsmap0 úz0 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿvpu0-thermal ¯è ½ú Ó{tripstrip-alert ãL ïÐEpassivetrip-crit ㆠ ïÐ Ecriticalvpu1-thermal ¯è ½ú Ó{ tripstrip-alert ãL ïÐEpassivetrip-crit ㆠ ïÐ Ecriticalgpu-thermal ¯è ½ú Ó{ tripstrip-alert ãL ïÐEpassivetrip-crit ㆠ ïÐ Ecriticalgpu1-thermal ¯è ½ú Ó{ tripstrip-alert ãL ïÐEpassivetrip-crit ㆠ ïÐ Ecriticalinfra-thermal ¯è ½ú Ó{ tripstrip-alert ãL ïÐEpassivetrip-crit ㆠ ïÐ Ecriticalcam-thermal ¯è ½ú Ó{ tripstrip-alert ãL ïÐEpassivetrip-crit ㆠ ïÐ Ecriticalmd0-thermal ¯è ½ú Ó{tripstrip-alert ãL ïÐEpassivetrip-crit ㆠ ïÐ Ecriticalmd1-thermal ¯è ½ú Ó{tripstrip-alert ãL ïÐEpassivetrip-crit ㆠ ïÐ Ecriticalmd2-thermal ¯è ½ú Ó{tripstrip-alert ãL ïÐEpassivetrip-crit ㆠ ïÐ Ecriticalchosen serial0:115200n8memory@40000000êmemoryö@€backlight-lcd0pwm-backlight |¡ "} Ò˜ ÿ 1ÿ H@ÒEdmic-codec dmic-codec a n2regulator-1v0-dpbrdgregulator-fixed„pp1000_dpbrdg¸defaultÆ~“B@«B@ ~ ‘ £ ¨regulator-1v0-mipibrdgregulator-fixed„pp1000_mipibrdg¸defaultÆ€“B@«B@ ~ ‘ £� ¨Ò@regulator-1v8-dpbrdgregulator-fixed„pp1800_dpbrdg¸defaultÆ� ~ ‘ £~ ¨Kregulator-1v8-gregulator-fixed „pp1800_ldo_gß ‘“w@«w@ ¨4regulator-1v8-mipibrdgregulator-fixed„pp1800_mipibrdg¸defaultÆ‚ ~ ‘ £€ ¨KÒAregulator-3v3-dpbrdgregulator-fixed„pp3300_dpbrdg¸defaultƃ ~ ‘ £ ¨4regulator-3v3-gregulator-fixed „pp3300_gß ‘“2Z «2Z  ¨}Ò4regulator-3v3-zregulator-fixed „pp3300_ldo_zß ‘“2Z «2Z  ¨}regulator-3v3-mipibrdgregulator-fixed„pp3300_mipibrdg¸defaultÆ„ ~ ‘ £ ¨4 ³¡ ÒBregulator-3v3-uregulator-fixed „pp3300_uß ‘“2Z «2Z  ¨4ÒNregulator-3v3-wlanregulator-fixed „pp3300_wlanß ‘“2Z «2Z ¸defaultÆ… ~ £�regulator-5v0-aregulator-fixed „pp5000_aß ‘“LK@«LK@ ¨}Ò5regulator-var-sysregulator-fixed „ppvar_sysß ‘Ò}reserved-memory+kscp@50000000shared-dma-poolöP� ÃÒ.wifi@c0000000restricted-dma-poolöÀÒ;audio-codecrealtek,rt1015p¸defaultƆ Ê“HÒ¢sound ԇɸaud_clk_mosi_offaud_clk_mosi_onaud_dat_mosi_offaud_dat_mosi_onaud_dat_miso_offaud_dat_miso_onvow_dat_miso_offvow_dat_miso_onvow_clk_miso_offvow_clk_miso_onaud_nle_mosi_offaud_nle_mosi_onaud_dat_miso2_offaud_dat_miso2_onaud_gpio_i2s3_offaud_gpio_i2s3_onaud_gpio_i2s8_offaud_gpio_i2s8_onaud_gpio_i2s9_offaud_gpio_i2s9_onaud_dat_mosi_ch34_offaud_dat_mosi_ch34_onaud_dat_miso_ch34_offaud_dat_miso_ch34_onaud_gpio_tdm_offaud_gpio_tdm_onƈç‰ æŠ ð‹ úŒ � Ž � "� ,‘ 6’ A“ L” W• b– m— x˜ ƒ™ Žš ™› ¤œ ¯� ºž ÅŸ Р Û¡'mediatek,mt8192_mt6359_rt1015p_rt5682sspeaker-codecs æ¢headset-codec æ£ compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeovl0ovl-2l0ovl-2l2rdma0rdma4i2c0i2c1i2c2i2c3i2c7mmc0mmc1serial0#clock-cellsclocksclock-divclock-multclock-output-namesphandleclock-frequencydevice_typeregenable-methodcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheperformance-domainscapacity-dmips-mhz#cooling-cellscpucache-levelcache-unifiedentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usinterruptsopp-sharedopp-hzopp-microvoltdma-ranges#performance-domain-cells#interrupt-cells#redistributor-regionsinterrupt-controllermediatek,broken-save-restore-fwaffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangesgpio-line-namespinmuxoutput-lowinput-enablebias-pull-updrive-strengthdrive-strength-microampbias-disablebias-pull-downoutput-high#power-domain-cellsclock-namesmediatek,infracfgdomain-supplyassigned-clocksassigned-clock-parentsinterrupts-extended#io-channel-cellsmediatek,dmic-modemediatek,mic-type-0mediatek,mic-type-2regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-always-onregulator-ramp-delayregulator-allowed-modesregulator-coupled-withregulator-coupled-max-spread#mbox-cellsstatusresetsnvmem-cellsnvmem-cell-names#thermal-sensor-cellsreset-names#pwm-cellspinctrl-namespinctrl-0mediatek,pad-selectspi-max-frequencywakeup-sourcegoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countlabelpower-roledata-roletry-power-rolekeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapfunction-row-physmapcs-gpiosfirmware-namememory-regionmediatek,rpmsg-nameinterrupt-namesphysmediatek,syscon-wakeupvusb33-supplyvbus-supplymediatek,apmixedsysmediatek,topckgenpower-domainsbus-rangeinterrupt-map-maskinterrupt-mapnum-lanesspi-rx-bus-widthspi-tx-bus-widthenable-gpiosreset-gpiosvdd10-supplyvdd18-supplyvdd33-supplyremote-endpointpower-supplybacklightrealtek,jd-src#sound-dai-cellsAVDD-supplyDBVDD-supplyLDO1-IN-supplyMICVDD-supplyclock-stretch-nsvcc-supply#phy-cellspost-power-on-delay-mshid-descr-addrvdd-supplypinctrl-1vmmc-supplyvqmmc-supplycap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vsupports-cqecap-mmc-hw-resetmmc-hs400-enhanced-strobehs400-ds-delayno-sdiono-sdnon-removablecd-gpioscap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104no-mmcpower-domain-namesoperating-points-v2mali-supplymboxesmediatek,gce-client-regmediatek,gce-eventsmediatek,larb-idmediatek,smiiommusmediatek,rdma-fifo-sizephy-namesmediatek,larbs#iommu-cellsmediatek,scppolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicestdout-pathpwmsbrightness-levelsnum-interpolated-stepsdefault-brightness-levelnum-channelswakeup-delay-msenable-active-highregulator-boot-ongpiovin-supplyoff-on-delay-usno-mapsdb-gpiosmediatek,platformpinctrl-2pinctrl-3pinctrl-4pinctrl-5pinctrl-6pinctrl-7pinctrl-8pinctrl-9pinctrl-10pinctrl-11pinctrl-12pinctrl-13pinctrl-14pinctrl-15pinctrl-16pinctrl-17pinctrl-18pinctrl-19pinctrl-20pinctrl-21pinctrl-22pinctrl-23pinctrl-24pinctrl-25sound-dai