Ð þícE8\ä(a\¬%mediatek,mt7622-rfb1mediatek,mt7622 +7MediaTek MT7622 RFB1 board =embeddedopp-tableoperating-points-v2JUopp-300000000]ÉÀd~ðopp-437500000]¸`dB@opp-600000000]#ÃFd�opp-812500000]0mÄ dÈàopp-1025000000]=B@dŒ0opp-1137500000]CÌß`dO€opp-1262500000]K@8 dÐopp-1350000000]Pw]€dý0cpus+cpu@0rcpuarm,cortex-a53~‚ ‰cpuintermediate•©¸psciÆM|mÖçøU cpu@1rcpuarm,cortex-a53~‚ ‰cpuintermediate•©¸psciÆM|mÖçøU l2-cachecacheUdummy40m fixed-clockÆbZ*Uoscillator fixed-clock*Æ}x@7clkxtalU psci arm,psci-0.2¿smcpmuarm,cortex-a53-pmuJ U reserved-memory+hsecmon@43000000~Cothermal-zonescpu-thermalvèŒèš tripscpu-passiveª·˜¶ÐEpassiveU cpu-activeª¸¶ÐEactiveU cpu-hotªSضÐEhotUcpu-critª¡ø¶Ð Ecriticalcooling-mapsmap0Á Æ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿmap1Á Æ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿmap2ÁÆ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿtimerarm,armv8-timer 0J   infracfg@10000000 mediatek,mt7622-infracfgsyscon~*ÕUpwrap@10001000mediatek,mt7622-pwrap~Pâpwrap ‚ ‰spiwrapìópwrap J£ÿokaydefaultregulatorsmediatek,mt6380-regulatorbuck-vcore1vcore1- 'ÀEDV]jr†Ubuck-vcorevcore- 'ÀEDV]jr†buck-vrfvrf-O€EX]r†ldo-vmvm-�E\À]r†Uldo-vava-!‘ÀE2Z ]r†ldo-vphyvphy-w@Ew@]r†ldo-vddrvddr-ëÀE€]r†ldo-vtvt-!‘ÀE2Z ]r†pericfg@10002000mediatek,mt7622-pericfgsyscon~ *ÕUpower-controller@10006000mediatek,mt7622-scpsyssyscon˜~`0J¥¦§¨¬‚M‰hif_selUir-receiver@10009000mediatek,mt7622-cir~� J¯‚8‰clkbusÿokaydefaultinterrupt-controller@10200620.mediatek,mt7622-sysirqmediatek,mt6577-sysirqµÊ ~  Uefuse@10206000%mediatek,mt7622-efusemediatek,efuse~ `+calib@198~˜ Uclock-controller@10209000mediatek,mt7622-apmixedsys~ �*Uclock-controller@10210000mediatek,mt7622-topckgen~!*Urng@1020f000(mediatek,mt7622-rngmediatek,mt7623-rng~ ð‚‰rngpinctrl@10211000mediatek,mt7622-pinctrl ~!P âbaseeintÛë÷gµ J™ ÊUemmc-pins-defaultU&muxemmc emmcemmc_rstconf-cmd-dat,NDL0NDL1NDL2NDL3NDL4NDL5NDL6NDL7NRB%conf-clkNCLE2emmc-pins-uhsU'muxemmc emmcconf-cmd-dat,NDL0NDL1NDL2NDL3NDL4NDL5NDL6NDL7NRBA%conf-clkNCLEA2eth-pinsU=muxeth mdc_mdiorgmii_via_gmac2i2c1-pinsUmuxi2c i2c1_0i2c2-pinsUmuxi2c i2c2_0i2s1-pinsmuxi2s0 i2s_out_mclk_bclk_wsi2s1_in_datai2s1_out_dataconf*I2S1_INI2S1_OUTI2S_BCLKI2S_WSI2S_MCLKA 2irrx-pinsUmuxir ir_1_rxirtx-pinsmuxir ir_1_txparallel-nand-pinsU"muxflash  par_nandpcie0-pinsU4muxpcie- pcie0_pad_perstpcie0_1_wakenpcie0_1_clkreqpcie1-pinsmuxpcie- pcie1_pad_perstpcie1_0_wakenpcie1_0_clkreqpmic-bus-pinsUmuxpmic  pmic_buspwm1-2-pinsUmuxpwm  pwm_ch7_2wled-pinsmuxled wledsd0-pins-defaultU*muxsd sd_0conf-cmd-data*I2S2_OUTI2S4_INI2S3_INI2S2_INI2S4_OUTA%conf-clk I2S3_OUTA 2conf-cdTXD3%sd0-pins-uhsU+muxsd sd_0conf-cmd-data*I2S2_OUTI2S4_INI2S3_INI2S2_INI2S4_OUT%conf-clk I2S3_OUT2serial-nand-pinsmuxflash snfispic0-pinsUmuxspi spic0_0spic1-pinsU$muxspi spic1_0spi-nor-pinsU#muxflash spi_noruart0-pinsUmuxuart uart0_0_tx_rxuart2-pinsUmuxuart uart2_1_tx_rxwatchdog-pinsUmux watchdog  watchdogwmac-pinsU,muxantsel† antsel0antsel1antsel2antsel3antsel4antsel5antsel6antsel7antsel8antsel9antsel12antsel13antsel14antsel15antsel16antsel17watchdog@10212000(mediatek,mt7622-wdtmediatek,mt6589-wdt~! defaultÿokayrtc@10212800%mediatek,mt7622-rtcmediatek,soc-rtc~!( J�‚‰rtcinterrupt-controller@10300000 arm,gic-400µÊ @~124 6 Ucci@10390000 arm,cci-400+~9h9slave-if@1000arm,cci-400-ctrl-if Pace-lite~slave-if@4000arm,cci-400-ctrl-ifPace~@slave-if@5000arm,cci-400-ctrl-ifsysconPace~PUpmu@9000arm,cci-400-pmu,r1~�P<J:;<=>adc@11001000mediatek,mt7622-auxadc~‚‰main_Userial@11002000*mediatek,mt7622-uartmediatek,mt6577-uart~  J[‚@  ‰baudbusÿokaydefaultserial@11003000*mediatek,mt7622-uartmediatek,mt6577-uart~0 J\‚@ ‰baudbus ÿdisabledserial@11004000*mediatek,mt7622-uartmediatek,mt6577-uart~@ J]‚@ ‰baudbusÿokaydefaultserial@11005000*mediatek,mt7622-uartmediatek,mt6577-uart~P J^‚@ ‰baudbus ÿdisabledpwm@11006000mediatek,mt7622-pwm~`q JM@‚< '‰topmainpwm1pwm2pwm3pwm4pwm5pwm6ÿokaydefaulti2c@11007000mediatek,mt7622-i2c ~p�€ JT|‚  ‰maindma+ ÿdisabledi2c@11008000mediatek,mt7622-i2c ~€�€€ JU|‚  ‰maindma+ÿokaydefaulti2c@11009000mediatek,mt7622-i2c ~��€ JV|‚  ‰maindma+ÿokaydefaultspi@1100a000mediatek,mt7622-spi~  Jv‚A‰parent-clksel-clkspi-clk+ÿokaydefaultthermal@1100b000†mediatek,mt7622-thermal~° JN‚ ‰thermauxadc윬ÀÌcalibration-dataU serial@1100c000'mediatek,mt7622-btifmediatek,mtk-btif~À JZ‚Ýçÿokaybluetoothmediatek,mt7622-bluetoothô‚ ‰refnand-controller@1100d000mediatek,mt7622-nfc~Ð J`‚‰nfi_clkpad_clk!+ ÿdisableddefault"spi@1100d000mediatek,mt7622-snand~Ð J`‚‰nfi_clkpad_clk !+ ÿdisabledecc@1100e000mediatek,mt7622-ecc~à J_‚ ‰nfiecc_clk ÿdisabledU!spi@11014000(mediatek,mt7622-normediatek,mt8173-nor~@à‚?‰spisf+ ÿdisableddefault#flash@0jedec,spi-nor~spi@11016000mediatek,mt7622-spi~` Jz‚B‰parent-clksel-clkspi-clk+ÿokaydefault$serial@11019000*mediatek,mt7622-uartmediatek,mt6577-uart~� JY‚@ ‰baudbus ÿdisabledclock-controller@11220000mediatek,mt7622-audsyssyscon~" *U%audio-controllermediatek,mt7622-audioJ�‘ afeasys‚PQklYZ[\_`abghij%% % % %%%%%%%'%(%%.%%Õ‰infra_sys_audio_clktop_audio_mux1_seltop_audio_mux2_seltop_audio_a1sys_hptop_audio_a2sys_hpi2s0_src_seli2s1_src_seli2s2_src_seli2s3_src_seli2s0_src_divi2s1_src_divi2s2_src_divi2s3_src_divi2s0_mclk_eni2s1_mclk_eni2s2_mclk_eni2s3_mclk_eni2so0_hop_cki2so1_hop_cki2so2_hop_cki2so3_hop_cki2si0_hop_cki2si1_hop_cki2si2_hop_cki2si3_hop_ckasrc0_out_ckasrc1_out_ckasrc2_out_ckasrc3_out_ckaudio_afe_pdaudio_afe_conn_pdaudio_a1sys_pdaudio_a2sys_pd -FGcd=12Tî±mmc@11230000mediatek,mt7622-mmc~# JO‚ C ‰sourcehclkìóhrstÿokaydefaultstate_uhs&i's}úð€‹�¬(¸)-D=.Åmmc@11240000mediatek,mt7622-mmc~$ JP‚ 8 ‰sourcehclkìóhrstÿokaydefaultstate_uhs*i+s}úð€Ó äQ¬(¸(-E=.wmac@18000000mediatek,mt7622-wmac~ JÓíÿokayôdefault,clock-controller@1a000000mediatek,mt7622-ssusbsys~*ÕU-usb@1a0c0000'mediatek,mt7622-xhcimediatek,mtk-xhci ~  G âmacippc Jèô ‚----‰sys_ckref_ckmcu_ckdma_ckÿ./0ÿokay(1t-phy@1a0c4000.mediatek,mt7622-tphymediatek,generic-tphy-v1~ @+hÿokayusb-phy@1a0c4800~ H‚-‰refU.usb-phy@1a0c4900~ I‚ ‰refU/usb-phy@1a0c5000~ P‚-‰refU0clock-controller@1a100800mediatek,mt7622-pciesys~*ÕU2pciecfg@1a140000 mediatek,generic-pciecfgsyscon~pcie@1a143000mediatek,mt7622-pcierpci~0âport0)+ Jä pcie_irq0‚2 222 22 2‰sys_ck0ahb_ck0aux_ck0axi_ck0obff_ck0pipe_ck0ô:ÿh‚ ÿokayÊD`W3333default4interrupt-controllerµÊU3pcie@1a145000mediatek,mt7622-pcierpci~Pâport1)+ Jå pcie_irq0‚2222222‰sys_ck1ahb_ck1aux_ck1axi_ck1obff_ck1pipe_ck1ô:ÿh‚(( ÿdisabledÊD`W5555interrupt-controllerµÊU5sata@1a200000'mediatek,mt7622-ahcimediatek,mtk-ahci~  Jéhostc(‚2 2 222‰ahbaxiasicrbcpmÿ6 esata-phyoôì22 2  óaxiswreg�2ÿokayt-phy.mediatek,mt7622-tphymediatek,generic-tphy-v1+hÿokaysata-phy@1a243000~$0‚7‰refU6clock-controller@1af00000mediatek,mt7622-hifsys~ðp*U<clock-controller@1b000000mediatek,mt7622-ethsyssyscon~*ÕU7dma-controller@1b007000mediatek,mt7622-hsdma~p JÛ‚7‰hsdmaô“žpcie-mirror@10000400#mediatek,mt7622-pcie-mirrorsyscon~U;wed@1020a000mediatek,mt7622-wedsyscon~   JÖU9wed@1020b000mediatek,mt7622-wedsyscon~ ° J×U:ethernet@1b100000mediatek,mt7622-eth~$JßàáX‚;77778888/\‰ethifeswgp0gp1gp2sgmii_tx250msgmii_rx250msgmii_cdr_refsgmii_cdr_fbsgmii_cketh2pllô«7»8ÖÍ9:Ú;ï<ÿ+ÿokaydefault=mac@0mediatek,eth-mac~ Š2500base-xU?fixed-link— Ä mac@1mediatek,eth-mac~ŠrgmiiU>fixed-link—è mdio-bus+switch@0mediatek,mt7531~ 6ports+port@0~*lan0port@1~*lan1port@2~*lan2port@3~*lan3port@4~*wanport@5~0>Šrgmiifixed-link—è port@6~*cpu0? Š2500base-xfixed-link— Ä sgmiisys@1b128000 mediatek,mt7622-sgmiisyssyscon~€0*U8aliases9/serial@11002000chosenAserial0:115200n80Mearlycon=uart8250,mmio32,0x11002000 swiotlb=512gpio-keys gpio-keyskey-factory*factoryV çkey-wps*wpsV çfmemory@40000000~@ rmemoryregulator-1p8vregulator-fixed fixed-1.8V-w@Ew@rU)regulator-3p3vregulator-fixed fixed-3.3V-2Z E2Z †rU(regulator-5vregulator-fixed fixed-5V-LK@ELK@†rU1 compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeopp-sharedphandleopp-hzopp-microvoltdevice_typeregclocksclock-namesoperating-points-v2#cooling-cellsenable-methodclock-frequencycci-control-portnext-level-cacheproc-supplysram-supplycache-levelcache-unified#clock-cellsclock-output-namesinterruptsinterrupt-affinityrangesno-mappolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-device#reset-cellsreg-namesresetsreset-namesstatuspinctrl-namespinctrl-0regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-on#power-domain-cellsinfracfginterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-rangesfunctiongroupspinsinput-enablebias-pull-upbias-pull-downdrive-strengthinterface-type#io-channel-cells#pwm-cellsclock-div#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesreg-shiftreg-io-widthpower-domainsecc-enginenand-ecc-engineinterrupt-namesassigned-clocksassigned-clock-parentsassigned-clock-ratespinctrl-1bus-widthmax-frequencycap-mmc-highspeedmmc-hs200-1_8vvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedcd-gpiosmediatek,infracfgphysvusb33-supplyvbus-supply#phy-cellslinux,pci-domainbus-rangeinterrupt-map-maskinterrupt-mapphy-namesports-implementedmediatek,phy-mode#dma-cellsdma-requestsmediatek,ethsysmediatek,sgmiisysmediatek,wedmediatek,pcie-mirrormediatek,hifsysdma-coherentfull-duplexpausereset-gpioslabelethernetserial0stdout-pathbootargslinux,code