Ð þí+b8´( ®|$xunlong,orangepi-5rockchip,rk3588s +7Xunlong Orange Pi 5aliases=/pinctrl/gpio@fd8a0000C/pinctrl/gpio@fec20000I/pinctrl/gpio@fec30000O/pinctrl/gpio@fec40000U/pinctrl/gpio@fec50000[/i2c@fd880000`/i2c@fea90000e/i2c@feaa0000j/i2c@feab0000o/i2c@feac0000t/i2c@fead0000y/i2c@fec80000~/i2c@fec90000ƒ/i2c@feca0000ˆ/serial@fd890000�/serial@feb40000˜/serial@feb50000 /serial@feb60000¨/serial@feb70000°/serial@feb80000¸/serial@feb90000À/serial@feba0000È/serial@febb0000Ð/serial@febc0000Ø/spi@feb00000Ý/spi@feb10000â/spi@feb20000ç/spi@feb30000ì/spi@fecb0000ñ/ethernet@fe1c0000û/mmc@fe2c0000cpus+cpu-mapcluster0core0core1core2core3cluster1core0core1cluster2core0core1 cpu@0cpuarm,cortex-a55psci"5 < L0£,a q€~@�€�€ª@¼€É Úäô "cpu@100cpuarm,cortex-a55psci"5 a q€~@�€�€ª@¼€ÉÚäô "cpu@200cpuarm,cortex-a55psci"5 a q€~@�€�€ª@¼€ÉÚäô "cpu@300cpuarm,cortex-a55psci"5 a q€~@�€�€ª@¼€ÉÚäô "cpu@400cpuarm,cortex-a76psci"5 < L0£,a q~@��ª@¼ÉÚ ô"cpu@500cpuarm,cortex-a76psci"5 a q~@��ª@¼ÉÚ ô"cpu@600cpuarm,cortex-a76psci"5 < L0£,a q~@��ª@¼ÉÚ ô"cpu@700cpuarm,cortex-a76psci"5 a q~@��ª@¼ÉÚ ô" idle-states*pscicpu-sleeparm,idle-state7H_dpx€è" l2-cache-l0caches€@’‘�É" l2-cache-l1caches€@’‘�É"l2-cache-l2caches€@’‘�É"l2-cache-l3caches€@’‘�É"l2-cache-b0caches€@’‘�É"l2-cache-b1caches€@’‘�É"l2-cache-b2caches€@’‘�É"l2-cache-b3caches€@’‘�É"l3-cachecaches0€@’‘�"display-subsystemrockchip,display-subsystem«firmwareopteelinaro,optee-tzsmcscmi arm,scmi-smc±‚¼+protocol@14Â" protocol@16Ïpmu-a55arm,cortex-a55-pmuÜpmu-a76arm,cortex-a76-pmuÜpsci arm,psci-1.0smcclock-0 fixed-clockç)׫€÷spllÂtimerarm,armv8-timerPÜ    % sec-physphysvirthyp-physhyp-virtclock-1 fixed-clockçn6÷xin24mÂclock-2 fixed-clockç€÷xin32kÂreserved-memory+shmem@10f000arm,scmi-shmemð!"gpu@fb000000*rockchip,rk3588-maliarm,mali-valhall-csfû ô< L ëÂ5(corecoregroupstacksÚ ¦0Ü\]^  jobmmugpu4 Bokay!I""Ùusb@fc000000rockchip,rk3588-dwc3snps,dwc3ü@ÜÜ5”“’(ref_clksuspend_clkbus_clkUotg ]#$busb2-phyusb3-phy lutmi_wide4 uR|”¬ÄåBokay(portendpoint8%"àusb@fc800000"rockchip,rk3588-ehcigeneric-ehciü€Ü×5Ž�À&]'busb4 Bokayusb@fc840000"rockchip,rk3588-ohcigeneric-ohciü„ÜØ5Ž�À&]'busb4 Bokayusb@fc880000"rockchip,rk3588-ehcigeneric-ehciüˆÜÚ5�‘À(])busb4 Bokayusb@fc8c0000"rockchip,rk3588-ohcigeneric-ohciüŒÜÛ5�‘À(])busb4 Bokayusb@fcd00000rockchip,rk3588-dwc3snps,dwc3üÐ@ÜÞ(5jihkr&(ref_clksuspend_clkbus_clkutmipipeUhost]* busb3-phy lutmi_wideu4|ÄåHBokayiommu@fc900000 arm,smmu-v3ü� @Üqsvo eventqgerrorpriqcmdq-syncb Bdisablediommu@fcb00000 arm,smmu-v3ü° @Ü}‚{ eventqgerrorpriqcmdq-syncb Bdisabledsyscon@fd58a000)rockchip,rk3588-pmugrfsysconsimple-mfdýX "nsyscon@fd58c000rockchip,rk3588-sys-grfsysconýXÀ"isyscon@fd5a4000rockchip,rk3588-vop-grfsysconýZ@ "jsyscon@fd5a6000rockchip,rk3588-vo0-grfsysconýZ` 5é"îsyscon@fd5a8000rockchip,rk3588-vo1-grfsysconýZ€@5Ñ"ksyscon@fd5ac000rockchip,rk3588-usb-grfsysconýZÀ@"ìsyscon@fd5b0000rockchip,rk3588-php-grfsysconý["+syscon@fd5bc000$rockchip,rk3588-pipe-phy-grfsysconý[À"òsyscon@fd5c4000$rockchip,rk3588-pipe-phy-grfsysconý\@"ósyscon@fd5c8000$rockchip,rk3588-usbdpphy-grfsysconý\€@"ísyscon@fd5d0000.rockchip,rk3588-usb2phy-grfsysconsimple-mfdý]@+"ëusb2phy@0rockchip,rk3588-usb2phyÂ5 (phyclk ÷usb480m_phy0܉umophyapbBokay"êotg-port{Bokay"#syscon@fd5d8000.rockchip,rk3588-usb2phy-grfsysconsimple-mfdý]€@+usb2phy@8000rockchip,rk3588-usb2phy€Â5 (phyclk ÷usb480m_phy2܇uoophyapbBokay"&host-port{Bokay"'syscon@fd5dc000.rockchip,rk3588-usb2phy-grfsysconsimple-mfdý]À@+usb2phy@c000rockchip,rk3588-usb2phyÀÂ5 (phyclk ÷usb480m_phy3܈up ophyapbBokay"(host-port{Bokay")syscon@fd5e0000$rockchip,rk3588-hdptxphy-grfsysconý^"ésyscon@fd5f0000rockchip,rk3588-iocsysconý_"ôsram@fd600000 mmio-sramý`ý`+clock-controller@fd7c0000rockchip,rk3588-cruý|À€<ÌÎ͆‡]qà@LA�«.à2©ø€FÏq)׫€ׄÍe/¯õáׄõá ëÂÍeZ ÀðÑ€ ë†+ÂÏ"i2c@fd880000(rockchip,rk3588-i2crockchip,rk3399-i2cýˆÜ=5ts (i2cpclk“,�default+Bokayregulator@42rockchip,rk8602B«Èvdd_cpu_big0_s0×ëýdp�-üB-"regulator-state-memMregulator@43 rockchip,rk8603rockchip,rk8602C«Èvdd_cpu_big1_s0×ëýdp�-üB-"regulator-state-memMserial@fd890000&rockchip,rk3588-uartsnps,dw-apb-uartý‰ÜK5›œ(baudclkapb_pclkf..ktxrx“/�defaultu Bdisabledpwm@fd8b0000(rockchip,rk3588-pwmrockchip,rk3328-pwmý‹5’‘ (pwmpclk“0�defaultŒ Bdisabledpwm@fd8b0010(rockchip,rk3588-pwmrockchip,rk3328-pwmý‹5’‘ (pwmpclk“1�defaultŒ Bdisabledpwm@fd8b0020(rockchip,rk3588-pwmrockchip,rk3328-pwmý‹ 5’‘ (pwmpclk“2�defaultŒ Bdisabledpwm@fd8b0030(rockchip,rk3588-pwmrockchip,rk3328-pwmý‹05’‘ (pwmpclk“3�defaultŒ Bdisabledpower-management@fd8d8000&rockchip,rk3588-pmusysconsimple-mfdý�€"lpower-controller!rockchip,rk3588-power-controller—+Bokay" power-domain@8—+power-domain@9  5!#" «456—+power-domain@10 5!#"«7—power-domain@11 5!#"«8—power-domain@12 5«9:;<—power-domain@13 +—power-domain@14(5€¯­�«=—power-domain@15 5…¯­†«>—power-domain@165µ¶ «?@A+—power-domain@17 5ºµ¶» «BCD—power-domain@21�5¯®­°›š�žŸ ¡¢£¤¥¦¨§ «EFGHIJKL+—power-domain@235CA¯«M—power-domain@14 5€¯­�«=—power-domain@155…¯­«>—power-domain@225«ª«N—power-domain@245[Z]«OP+—power-domain@2585çèæäßÞZ«Q—power-domain@2685Q«RS—power-domain@2705ÒÓÐÏÖÕ«TUVW+—power-domain@28 5ÒÓ«XY—power-domain@29(5ÇÆÊÉÓ«Z[—power-domain@305z{«\—power-domain@31@5WŒÀ�Ž��‘«]^_`—power-domain@33!5WZ[—power-domain@34"5WZ[—power-domain@37%5Š2«a—power-domain@38&545—power-domain@40(«b—video-codec@fdb50000+rockchip,rk3588-vpu121rockchip,rk3568-vpuýµÜw vdpu5±² (aclkhclk²c4 iommu@fdb50800,rockchip,rk3588-iommurockchip,rk3568-iommuýµ@Üv (aclkiface5±²4 b"crga@fdb80000(rockchip,rk3588-rgarockchip,rk3288-rgaý¸€Üt5¨§©(aclkhclksclkurqp ocoreaxiahb4 video-codec@fdba0000rockchip,rk3588-vepu121ýºÜz5�ž (aclkhclk²d4 iommu@fdba0800,rockchip,rk3588-iommurockchip,rk3568-iommuýº@Üy5�ž (aclkiface4 b"dvideo-codec@fdba4000rockchip,rk3588-vepu121ýº@Ü|5Ÿ  (aclkhclk²e4 iommu@fdba4800,rockchip,rk3588-iommurockchip,rk3568-iommuýºH@Ü{5Ÿ  (aclkiface4 b"evideo-codec@fdba8000rockchip,rk3588-vepu121ýº€Ü~5¡¢ (aclkhclk²f4 iommu@fdba8800,rockchip,rk3588-iommurockchip,rk3568-iommuýºˆ@Ü}5¡¢ (aclkiface4 b"fvideo-codec@fdbac000rockchip,rk3588-vepu121ýºÀÜ€5£¤ (aclkhclk²g4 iommu@fdbac800,rockchip,rk3588-iommurockchip,rk3568-iommuýºÈ@Ü5£¤ (aclkiface4 b"gvideo-codec@fdc70000rockchip,rk3588-av1-vpuýÇÜl vdpu<ACLׄׄ5AC (aclkhclk4  uþýÿvop@fdd90000rockchip,rk3588-vop ýÙBýÙP¹vopgamma-lutÜœ85]\abcd[7(aclkhclkdclk_vp0dclk_vp1dclk_vp2dclk_vp3pclk_vop²h4 †iÃjÔkål Bdisabledports+"port@0+port@1+port@2+port@3+iommu@fdd97e00,rockchip,rk3588-iommurockchip,rk3568-iommu ýÙ~ýÙÜœ5]\ (aclkifaceb4  Bdisabled"hi2s@fddc0000rockchip,rk3588-i2s-tdmýÜܸ5ììá(mclk_txmclk_rxhclk<êòfmktx4 u¸otx-m  Bdisabledi2s@fddf0000rockchip,rk3588-i2s-tdmýßܹ5445(mclk_txmclk_rxhclk<1òfmktx4 uØotx-m  Bdisabledi2s@fddfc000rockchip,rk3588-i2s-tdmýßÀܽ500,(mclk_txmclk_rxhclk<-òfmkrx4 uìorx-m  Bdisabledqos@fdf35000rockchip,rk3588-qossysconýóP "9qos@fdf35200rockchip,rk3588-qossysconýóR ":qos@fdf35400rockchip,rk3588-qossysconýóT ";qos@fdf35600rockchip,rk3588-qossysconýóV "<qos@fdf36000rockchip,rk3588-qossysconýó` "\qos@fdf39000rockchip,rk3588-qossysconýó� "aqos@fdf3d800rockchip,rk3588-qossysconýóØ "bqos@fdf3e000rockchip,rk3588-qossysconýóà "^qos@fdf3e200rockchip,rk3588-qossysconýóâ "]qos@fdf3e400rockchip,rk3588-qossysconýóä "_qos@fdf3e600rockchip,rk3588-qossysconýóæ "`qos@fdf40000rockchip,rk3588-qossysconýô "Zqos@fdf40200rockchip,rk3588-qossysconýô "[qos@fdf40400rockchip,rk3588-qossysconýô "Tqos@fdf40500rockchip,rk3588-qossysconýô "Uqos@fdf40600rockchip,rk3588-qossysconýô "Vqos@fdf40800rockchip,rk3588-qossysconýô "Wqos@fdf41000rockchip,rk3588-qossysconýô "Xqos@fdf41100rockchip,rk3588-qossysconýô "Yqos@fdf60000rockchip,rk3588-qossysconýö "?qos@fdf60200rockchip,rk3588-qossysconýö "@qos@fdf60400rockchip,rk3588-qossysconýö "Aqos@fdf61000rockchip,rk3588-qossysconýö "Bqos@fdf61200rockchip,rk3588-qossysconýö "Cqos@fdf61400rockchip,rk3588-qossysconýö "Dqos@fdf62000rockchip,rk3588-qossysconýö "=qos@fdf63000rockchip,rk3588-qossysconýö0 ">qos@fdf64000rockchip,rk3588-qossysconýö@ "Mqos@fdf66000rockchip,rk3588-qossysconýö` "Eqos@fdf66200rockchip,rk3588-qossysconýöb "Fqos@fdf66400rockchip,rk3588-qossysconýöd "Gqos@fdf66600rockchip,rk3588-qossysconýöf "Hqos@fdf66800rockchip,rk3588-qossysconýöh "Iqos@fdf66a00rockchip,rk3588-qossysconýöj "Jqos@fdf66c00rockchip,rk3588-qossysconýöl "Kqos@fdf66e00rockchip,rk3588-qossysconýön "Lqos@fdf67000rockchip,rk3588-qossysconýöp "Nqos@fdf67200rockchip,rk3588-qossysconýör qos@fdf70000rockchip,rk3588-qossysconý÷ "7qos@fdf71000rockchip,rk3588-qossysconý÷ "8qos@fdf72000rockchip,rk3588-qossysconý÷ "4qos@fdf72200rockchip,rk3588-qossysconý÷" "5qos@fdf72400rockchip,rk3588-qossysconý÷$ "6qos@fdf80000rockchip,rk3588-qossysconýø "Qqos@fdf81000rockchip,rk3588-qossysconýø "Rqos@fdf81200rockchip,rk3588-qossysconýø "Sqos@fdf82000rockchip,rk3588-qossysconýø "Oqos@fdf82200rockchip,rk3588-qossysconýø" "Pdfi@fe060000þrockchip,rk3588-dfi@Ü&0:ånpcie@fe180000*rockchip,rk3588-pcierockchip,rk3568-pcie0?05CH>MR°)(aclk_mstaclk_slvaclk_dbipclkauxpipepciPÜø÷öõô syspmcmsglegacyerr$5`HooooVgv0p0~]* bpcie-phy4 "Tóóó ó à@ À@0 @À@þó¹dbiapbconfigu). opwrpipe+ Bdisabledlegacy-interrupt-controllerˆ$ Üõ"opcie@fe190000*rockchip,rk3588-pcierockchip,rk3568-pcie@O05DI?NSs)(aclk_mstaclk_slvaclk_dbipclkauxpipepciPÜýüûúù syspmcmsglegacyerr$5`HqqqqVgv@p@~]r bpcie-phy4 "Tôôô ô à@ @0 A@þô¹dbiapbconfigu*/ opwrpipe+Bokay �s©tlegacy-interrupt-controllerˆ$ Üú"qethernet@fe1c0000&rockchip,rk3588-gmacsnps,dwmac-4.20aþ Üêé macirqeth_wake_irq(567Y^50(stmmacethclk_mac_refpclk_macaclk_macptp_ref4 !u$ ostmmaceth†i¹+ÊuÚëvþwBokayoutput'x 2rgmii-rxid“yz{|}�default;Bmdiosnps,dwmac-mdio+ethernet-phy@1ethernet-phy-ieee802.3-c22DN T†  �s "xstmmac-axi-configfp€"urx-queues-config�"vqueue0queue1tx-queues-config¦"wqueue0queue1sata@fe210000'rockchip,rk3588-dwc-ahcisnps,dwc-ahciþ!Ü(5b_eTo(satapmaliverxoobrefasic¼+ Bdisabledsata-port@0Î@]r bsata-phyÛ ê sata@fe230000'rockchip,rk3588-dwc-ahcisnps,dwc-ahciþ#Ü(5dagVq(satapmaliverxoobrefasic¼+ Bdisabledsata-port@0Î@]* bsata-phyÛ ê spi@fe2b0000 rockchip,sfcþ+@ÜÎ5/0(clk_sfchclk_sfc+Bokay�default“~flash@0jedec,spi-norùõá mmc@fe2c00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshcþ,@ÜË 5  ­®(biuciuciu-driveciu-sample-ýðÑ€�default“€�‚4 (Bokay8IT[cqƒ}„mmc@fe2d00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshcþ-@ÜÌ 5Š‹«¬(biuciuciu-driveciu-sample-ý ëÂ�default“…4 % Bdisabledmmc@fe2e0000rockchip,rk3588-dwcmshcþ.ÜÍ<-., L ëÂn6 ëÂ(5,*+-.(corebusaxiblocktimerý 듆‡ˆ‰Š�default(uocorebusaxiblocktimer Bdisabledi2s@fe470000rockchip,rk3588-i2s-tdmþGÜ´5+/((mclk_txmclk_rxhclk<)-òf..ktxrx4 &u*+ otx-mrx-mŠ�default(“‹Œ�Ž��‘’“”  Bdisabledi2s@fe480000rockchip,rk3588-i2s-tdmþHܵ5y}u(mclk_txmclk_rxhclkf..ktxrxu^_ otx-mrx-mŠ�default(“•–—˜™š›œ�ž  Bdisabledi2s@fe490000(rockchip,rk3588-i2srockchip,rk3066-i2sþIܶ5(i2s_clki2s_hclk<òfŸŸktxrx4 &�default“ ¡¢£  Bdisabledi2s@fe4a0000(rockchip,rk3588-i2srockchip,rk3066-i2sþJÜ·5%(i2s_clki2s_hclk<"òfŸŸktxrx4 &�default“¤¥¦§  Bdisabledinterrupt-controller@fe600000 arm,gic-v3 þ`þhÜ ˆ¥þa¯¨8º$+"msi-controller@fe640000arm,gic-v3-itsþdºÉ"pmsi-controller@fe660000arm,gic-v3-itsþfºÉppi-partitionsinterrupt-partition-0Ô"interrupt-partition-1Ô "dma-controller@fea10000arm,pl330arm,primecellþ¡@ ÜVWÝ5n (apb_pclkô".dma-controller@fea30000arm,pl330arm,primecellþ£@ ÜXYÝ5o (apb_pclkô"Ÿi2c@fea90000(rockchip,rk3588-i2crockchip,rk3399-i2cþ©5ƒ{ (i2cpclkÜ>“¨�default+ Bdisabledi2c@feaa0000(rockchip,rk3588-i2crockchip,rk3399-i2cþª5„| (i2cpclkÜ?“©�default+Bokayregulator@42rockchip,rk8602B« Èvdd_npu_s0×ëýdp~ð-üB-regulator-state-memMi2c@feab0000(rockchip,rk3588-i2crockchip,rk3399-i2cþ«5…} (i2cpclkÜ@“ª�default+ Bdisabledi2c@feac0000(rockchip,rk3588-i2crockchip,rk3399-i2cþ¬5†~ (i2cpclkÜA“«�default+ Bdisabledi2c@fead0000(rockchip,rk3588-i2crockchip,rk3399-i2cþ­5‡ (i2cpclkÜB“¬�default+ Bdisabledtimer@feae0000,rockchip,rk3588-timerrockchip,rk3288-timerþ® Ü!5TW (pclktimerwatchdog@feaf0000 rockchip,rk3588-wdtsnps,dw-wdtþ¯5dc (tclkpclkÜ;spi@feb00000(rockchip,rk3588-spirockchip,rk3066-spiþ°ÜF5—’(spiclkapb_pclkf..ktxrxÿ “­®¯�default+ Bdisabledspi@feb10000(rockchip,rk3588-spirockchip,rk3066-spiþ±ÜG5˜“(spiclkapb_pclkf..ktxrxÿ “°±²�default+ Bdisabledspi@feb20000(rockchip,rk3588-spirockchip,rk3066-spiþ²ÜH5™”(spiclkapb_pclkfŸŸktxrxÿ“³´�default+Bokay<™L ëÂpmic@0rockchip,rk806 µÜ�default“¶·¸¹ùB@  - *- 6- B- N- Z- f- r- ~- Š- —º ¤- ±» ¾» Ë- × çdvs1-null-pins ógpio_pwrctrl1 øpin_fun0"·dvs2-null-pins ógpio_pwrctrl2 øpin_fun0"¸dvs3-null-pins ógpio_pwrctrl3 øpin_fun0"¹regulatorsdcdc-reg1 Èvdd_gpu_s0ëýdp~ð-0Ô �""regulator-state-memMdcdc-reg2Èvdd_cpu_lit_s0×ëýdp~ð-0Ô"regulator-state-memMdcdc-reg3 Èvdd_log_s0×ëý L¸ q°-0Ôregulator-state-memM  q°dcdc-reg4 Èvdd_vdenc_s0×ëýdp~ð-0Ôregulator-state-memMdcdc-reg5 Èvdd_ddr_s0×ëý L¸ » -0Ôregulator-state-memM  øPdcdc-reg6 Èvdd2_ddr_s3×ëÈàýÈà"»regulator-state-mem 9dcdc-reg7Èvdd_2v0_pldo_s3×ëý„€„€-0Ô"ºregulator-state-mem 9 „€dcdc-reg8 Èvcc_3v3_s3×ëý2Z 2Z "regulator-state-mem 9 2Z dcdc-reg9 Èvddq_ddr_s0×ëregulator-state-memMdcdc-reg10 Èvcc_1v8_s3×ëýw@w@regulator-state-mem 9 w@pldo-reg1 Èavcc_1v8_s0×ëýw@w@"Üregulator-state-memMpldo-reg2 Èvcc_1v8_s0×ëýw@w@regulator-state-memM w@pldo-reg3 Èavdd_1v2_s0×ëýO€O€regulator-state-memMpldo-reg4 Èvcc_3v3_s0×ëý2Z 2Z -0Ôregulator-state-memMpldo-reg5 Èvccio_sd_s0×ëýw@2Z -0Ô"„regulator-state-memMpldo-reg6 Èpldo6_s3×ëýw@w@regulator-state-mem 9 w@nldo-reg1 Èvdd_0v75_s3×ëý q° q°regulator-state-mem 9  q°nldo-reg2Èvdd_ddr_pll_s0×ëý øP øPregulator-state-memM  øPnldo-reg3 Èavdd_0v75_s0×ëý q° q°regulator-state-memMnldo-reg4 Èvdd_0v85_s0×ëý øP øPregulator-state-memMnldo-reg5 Èvdd_0v75_s0×ëý q° q°regulator-state-memMspi@feb30000(rockchip,rk3588-spirockchip,rk3066-spiþ³ÜI5š•(spiclkapb_pclkfŸŸktxrxÿ “¼½¾�default+ Bdisabledserial@feb40000&rockchip,rk3588-uartsnps,dw-apb-uartþ´ÜL5«Ÿ(baudclkapb_pclkf.. ktxrx“¿�defaultu Bdisabledserial@feb50000&rockchip,rk3588-uartsnps,dw-apb-uartþµÜM5¯ (baudclkapb_pclkf. . ktxrx“À�defaultuBokayserial@feb60000&rockchip,rk3588-uartsnps,dw-apb-uartþ¶ÜN5³¡(baudclkapb_pclkf. . ktxrx“Á�defaultu Bdisabledserial@feb70000&rockchip,rk3588-uartsnps,dw-apb-uartþ·ÜO5·¢(baudclkapb_pclkfŸ Ÿ ktxrx“Â�defaultu Bdisabledserial@feb80000&rockchip,rk3588-uartsnps,dw-apb-uartþ¸ÜP5»£(baudclkapb_pclkfŸ Ÿ ktxrx“Ã�defaultu Bdisabledserial@feb90000&rockchip,rk3588-uartsnps,dw-apb-uartþ¹ÜQ5¿¤(baudclkapb_pclkfŸ Ÿktxrx“Ä�defaultu Bdisabledserial@feba0000&rockchip,rk3588-uartsnps,dw-apb-uartþºÜR5Ã¥(baudclkapb_pclkfmmktxrx“Å�defaultu Bdisabledserial@febb0000&rockchip,rk3588-uartsnps,dw-apb-uartþ»ÜS5Ǧ(baudclkapb_pclkfm m ktxrx“Æ�defaultu Bdisabledserial@febc0000&rockchip,rk3588-uartsnps,dw-apb-uartþ¼ÜT5˧(baudclkapb_pclkfm m ktxrx“Ç�defaultu Bdisabledpwm@febd0000(rockchip,rk3588-pwmrockchip,rk3328-pwmþ½5LK (pwmpclk“È�defaultŒ Bdisabledpwm@febd0010(rockchip,rk3588-pwmrockchip,rk3328-pwmþ½5LK (pwmpclk“É�defaultŒ Bdisabledpwm@febd0020(rockchip,rk3588-pwmrockchip,rk3328-pwmþ½ 5LK (pwmpclk“Ê�defaultŒ Bdisabledpwm@febd0030(rockchip,rk3588-pwmrockchip,rk3328-pwmþ½05LK (pwmpclk“Ë�defaultŒ Bdisabledpwm@febe0000(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¾5ON (pwmpclk“Ì�defaultŒ Bdisabledpwm@febe0010(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¾5ON (pwmpclk“Í�defaultŒ Bdisabledpwm@febe0020(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¾ 5ON (pwmpclk“Î�defaultŒ Bdisabledpwm@febe0030(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¾05ON (pwmpclk“Ï�defaultŒ Bdisabledpwm@febf0000(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¿5RQ (pwmpclk“Ð�defaultŒ Bdisabledpwm@febf0010(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¿5RQ (pwmpclk“Ñ�defaultŒ Bdisabledpwm@febf0020(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¿ 5RQ (pwmpclk“Ò�defaultŒ Bdisabledpwm@febf0030(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¿05RQ (pwmpclk“Ó�defaultŒ Bdisabledthermal-zonespackage-thermal Q g uÔtripspackage-crit …Á8 ‘  criticalbigcore0-thermal Qd g uÔtripsbigcore0-alert …L ‘Ð passive"Õbigcore0-crit …Á8 ‘  criticalcooling-mapsmap0 œÕ ¡ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿbigcore2-thermal Qd g uÔtripsbigcore2-alert …L ‘Ð passive"Öbigcore2-crit …Á8 ‘  criticalcooling-mapsmap0 œÖ ¡ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿlittlecore-thermal Qd g uÔtripslittlecore-alert …L ‘Ð passive"×littlecore-crit …Á8 ‘  criticalcooling-mapsmap0 œ×0 ¡ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcenter-thermal Q g uÔtripscenter-crit …Á8 ‘  criticalgpu-thermal Qd g uÔtripsgpu-alert …L ‘Ð passive"Øgpu-crit …Á8 ‘  criticalcooling-mapsmap0 œØ ¡Ùÿÿÿÿÿÿÿÿnpu-thermal Q g uÔtripsnpu-crit …Á8 ‘  criticaltsadc@fec00000rockchip,rk3588-tsadcþÀÜ�5ž�(tsadcapb_pclk<žL„€uVWotsadc-apbtsadc °ÔÀ Ç Þ“Ú ùÛ�defaultsleep Bokay"Ôadc@fec10000rockchip,rk3588-saradcþÁÜŽ 5‘�(saradcapb_pclkuU osaradc-apbBokay +Ü"ýi2c@fec80000(rockchip,rk3588-i2crockchip,rk3399-i2cþÈ5ˆ€ (i2cpclkÜC“Ý�default+Bokayusb-typec@22 fcs,fusb302" µÜ�default“Þ 7ßBokayconnectorusb-c-connector CUSB-C Idual SB@ edual p�d z‘, †sourceports+port@0endpoint8à"%port@1endpoint8á"ðport@2endpoint8â"ñrtc@51haoyu,hym8563QÂ÷hym8563�default“ã µÜ •i2c@fec90000(rockchip,rk3588-i2crockchip,rk3399-i2cþÉ5‰� (i2cpclkÜD“ä�default+ Bdisabledi2c@feca0000(rockchip,rk3588-i2crockchip,rk3399-i2cþÊ5Š‚ (i2cpclkÜE“å�default+ Bdisabledspi@fecb0000(rockchip,rk3588-spirockchip,rk3066-spiþËÜJ5›–(spiclkapb_pclkfm mktxrxÿ “æçè�default+ Bdisabledefuse@fecc0000rockchip,rk3588-otpþÌ 5Œ‹��(otpapb_pclkphyarbu§¦¨ ootpapbarb+cpu-code@2id@7cpu-leakage@17cpu-leakage@18cpu-leakage@19log-leakage@1agpu-leakage@1bcpu-version@1c £npu-leakage@28(codec-leakage@29)dma-controller@fed10000arm,pl330arm,primecellþÑ@ ÜZ[Ý5p (apb_pclkô"mphy@fed60000rockchip,rk3588-hdptx-phyþÖ 5 T(refapb{8u#cde!""ophyapbinitcmnlaneroplllcpll†é Bdisabledphy@fed80000rockchip,rk3588-usbdp-phyþØ{5¡lVê(refclkimmortalpclkutmi(u   oinitcmnlanepcs_apbpma_apb ¨ë »ì Ìí âîBokay ò þ ï ï"$port+endpoint@08ð"áendpoint@18ñ"âphy@fee00000rockchip,rk3588-naneng-combphyþà5¨vW (refapbpipe<¨Lõá{u<Cophyapb -+ ?òBokay"rphy@fee20000rockchip,rk3588-naneng-combphyþâ5ªxW (refapbpipe<ªLõá{u>Eophyapb -+ ?óBokay"*sram@ff001000 mmio-sramÿðÿð+pinctrlrockchip,rk3588-pinctrl†ô+"õgpio@fd8a0000rockchip,gpio-bankýŠÜ5qr × Uõ ˆ ç$"µgpio@fec20000rockchip,gpio-bankþÂÜ5st × Uõ ˆ ç$"ÿgpio@fec30000rockchip,gpio-bankþÃÜ5uv × Uõ@ ˆ ç$gpio@fec40000rockchip,gpio-bankþÄÜ5wx × Uõ` ˆ ç$"sgpio@fec50000rockchip,gpio-bankþÅÜ5yz × Uõ€ ˆ ç$"ïpcfg-pull-up a"úpcfg-pull-down n"øpcfg-pull-none }"öpcfg-pull-none-drv-level-2 } Š"üpcfg-pull-up-drv-level-1 a Š"ûpcfg-pull-up-drv-level-2 a Š"÷pcfg-pull-none-smt } ™"ùauddsmbt1120can0can1can2cifclk32kcpuddrphych0ddrphych1ddrphych2ddrphych3dp0dp1emmcemmc-rstnout ®ö"†emmc-bus8€ ®÷÷÷÷÷÷÷÷"‡emmc-clk ®÷"ˆemmc-cmd ®÷"‰emmc-data-strobe ®ø"Šeth1fspifspim0-pins` ®÷÷÷÷÷÷"~gmac1gmac1-miim ®öö"ygmac1-rx-bus20 ®öö ö"{gmac1-tx-bus20 ® ö ö ö"zgmac1-rgmii-clk ®öö"|gmac1-rgmii-bus@ ®öööö"}gpuhdmii2c0i2c0m2-xfer ®ùù",i2c1i2c1m0-xfer ® ù ù"¨i2c2i2c2m0-xfer ® ù ù"©i2c3i2c3m0-xfer ® ù ù"ªi2c4i2c4m0-xfer ® ù ù"«i2c5i2c5m0-xfer ® ù ù"¬i2c6i2c6m3-xfer ® ù ù"Ýi2c7i2c7m0-xfer ® ù ù"äi2c8i2c8m0-xfer ® ù ù"åi2s0i2s0-lrck ®ö"‹i2s0-sclk ®ö"Œi2s0-sdi0 ®ö"�i2s0-sdi1 ®ö"Ži2s0-sdi2 ®ö"�i2s0-sdi3 ®ö"�i2s0-sdo0 ®ö"‘i2s0-sdo1 ®ö"’i2s0-sdo2 ®ö"“i2s0-sdo3 ®ö"”i2s1i2s1m0-lrck ®ö"•i2s1m0-sclk ®ö"–i2s1m0-sdi0 ®ö"—i2s1m0-sdi1 ®ö"˜i2s1m0-sdi2 ®ö"™i2s1m0-sdi3 ®ö"ši2s1m0-sdo0 ® ö"›i2s1m0-sdo1 ® ö"œi2s1m0-sdo2 ® ö"�i2s1m0-sdo3 ® ö"ži2s2i2s2m1-lrck ®ö" i2s2m1-sclk ® ö"¡i2s2m1-sdi ® ö"¢i2s2m1-sdo ® ö"£i2s3i2s3-lrck ®ö"¤i2s3-sclk ®ö"¥i2s3-sdi ®ö"¦i2s3-sdo ®ö"§jtaglitcpumcumipinpupcie20x1pcie30phypcie30x1pcie30x2pcie30x4pdm0pdm1pmicpmic-pinsp ®úöööööö"¶pmupwm0pwm0m0-pins ®ö"0pwm1pwm1m0-pins ®ö"1pwm2pwm2m0-pins ®ö"2pwm3pwm3m0-pins ®ö"3pwm4pwm4m0-pins ® ö"Èpwm5pwm5m0-pins ® ö"Épwm6pwm6m0-pins ® ö"Êpwm7pwm7m0-pins ® ö"Ëpwm8pwm8m0-pins ® ö"Ìpwm9pwm9m0-pins ® ö"Ípwm10pwm10m0-pins ® ö"Îpwm11pwm11m0-pins ® ö"Ïpwm12pwm12m0-pins ® ö"Ðpwm13pwm13m0-pins ® ö"Ñpwm14pwm14m0-pins ® ö"Òpwm15pwm15m0-pins ® ö"Órefclksatasata0sata1sata2sdiosdiom1-pins` ®öúúúúú"…sdmmcsdmmc-bus4@ ®÷÷÷÷"‚sdmmc-clk ®÷"sdmmc-cmd ®÷"€sdmmc-det ®ú"�spdif0spdif1spi0spi0m0-pins0 ®ûûû"¯spi0m0-cs0 ®û"­spi0m0-cs1 ®û"®spi1spi1m1-pins0 ®ûûû"²spi1m1-cs0 ®û"°spi1m1-cs1 ®û"±spi2spi2m2-pins0 ®û ûû"´spi2m2-cs0 ® û"³spi3spi3m1-pins0 ®û ûû"¾spi3m1-cs0 ®û"¼spi3m1-cs1 ®û"½spi4spi4m0-pins0 ®ûûû"èspi4m0-cs0 ®û"æspi4m0-cs1 ®û"çtsadctsadc-shut-org ®ö"Úuart0uart0m1-xfer ®ú ú"/uart1uart1m1-xfer ® ú ú"¿uart2uart2m0-xfer ® ú ú"Àuart3uart3m1-xfer ® ú ú"Áuart4uart4m1-xfer ® ú ú"Âuart5uart5m1-xfer ® ú ú"Ãuart6uart6m1-xfer ® ú ú"Äuart7uart7m1-xfer ® ú ú"Åuart8uart8m1-xfer ® ú ú"Æuart9uart9m1-xfer ® ú ú"Çvopbt656gpio-functsadc-gpio-func ®ö"Ûleds-gpio ®ö"þhym8563hym8563-int ®ö"ãusb-typecusbc0-int ®ú"Þtypec5v-pwren ®ö"opp-table-cluster0operating-points-v2 ¼" opp-1008000000 Ç<Ü Î L¸ L¸~ð Üœ@opp-1200000000 ÇG†Œ Î ß4 ß4~ð Üœ@opp-1416000000 ÇTfr Î ¢„ ¢„~ð Üœ@ íopp-1608000000 Ç_Ø" Î øP øP~ð Üœ@opp-1800000000 ÇkIÒ Î~ð~ð~ð Üœ@opp-table-cluster1operating-points-v2 ¼"opp-1200000000 ÇG†Œ Î L¸ L¸B@ Üœ@opp-1416000000 ÇTfr Î  B@ Üœ@opp-1608000000 Ç_Ø" Î ¢„ ¢„B@ Üœ@opp-1800000000 ÇkIÒ Î øP øPB@ Üœ@opp-2016000000 Çx)¸ ÎHHB@ Üœ@opp-2208000000 ǃ›h ÎllB@ Üœ@opp-2400000000 Ç�  ÎB@B@B@ Üœ@opp-table-cluster2operating-points-v2 ¼"opp-1200000000 ÇG†Œ Î L¸ L¸B@ Üœ@opp-1416000000 ÇTfr Î  B@ Üœ@opp-1608000000 Ç_Ø" Î ¢„ ¢„B@ Üœ@opp-1800000000 ÇkIÒ Î øP øPB@ Üœ@opp-2016000000 Çx)¸ ÎHHB@ Üœ@opp-2208000000 ǃ›h ÎllB@ Üœ@opp-2400000000 Ç�  ÎB@B@B@ Üœ@opp-tableoperating-points-v2"!opp-300000000 ÇᣠΠL¸ L¸ øPopp-400000000 Çׄ Î L¸ L¸ øPopp-500000000 ÇÍe Î L¸ L¸ øPopp-600000000 Ç#ÃF Î L¸ L¸ øPopp-700000000 Ç)¹' Î ®` ®` øPopp-800000000 Ç/¯ Î q° q° øPopp-900000000 Ç5¤é Î 5 5 øPopp-1000000000 Ç;šÊ Î øP øP øPchosen ùserial2:1500000n8adc-keys adc-keys ý buttons "w@ <dbutton-recovery CRecovery Jh Uleds gpio-leds�default“þled-1 £ÿ Cstatus_led oheartbeatvbus-typec-regulatorregulator-fixed … ˜s�default“ Èvbus_typecýLK@LK@B-"ßvcc5v0-sys-regulatorregulator-fixed Èvcc5v0_sys×ëýLK@LK@"-vcc-3v3-sd-s0-regulatorregulator-fixed £ï Èvcc_3v3_sd_s0ëý2Z 2Z B"ƒvcc3v3-pcie20-regulatorregulator-fixed … £µÈvcc3v3_pcie20ëýw@w@ �ÃPB-"t compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3spi4ethernet0mmc0cpudevice_typeregenable-methodcapacity-dmips-mhzclocksassigned-clocksassigned-clock-ratescpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachedynamic-power-coefficient#cooling-cellsoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedportsarm,smc-idshmem#clock-cells#reset-cellsinterruptsclock-frequencyclock-output-namesinterrupt-namesrangesno-mapclock-namespower-domainsstatusmali-supplydr_modephysphy-namesphy_typeresetssnps,dis_enblslpm_quirksnps,dis-u1-entry-quirksnps,dis-u2-entry-quirksnps,dis-u2-freeclk-exists-quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirkusb-role-switchremote-endpointsnps,dis_rxdet_inp3_quirk#iommu-cellsreset-names#phy-cellsrockchip,grfpinctrl-0pinctrl-namesfcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspenddmasdma-namesreg-shiftreg-io-width#pwm-cells#power-domain-cellspm_qosiommusreg-namesrockchip,vop-grfrockchip,vo1-grfrockchip,pmuassigned-clock-parents#sound-dai-cellsbus-range#interrupt-cellsinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapnum-lanesinterrupt-controllerreset-gpiosvpcie3v3-supplyrockchip,php-grfsnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsoclock_in_outphy-handlephy-modetx_delayreset-assert-usreset-deassert-ussnps,blensnps,wr_osr_lmtsnps,rd_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-useports-implementedhba-port-capsnps,rx-ts-maxsnps,tx-ts-maxspi-max-frequencyspi-rx-bus-widthspi-tx-bus-widthfifo-depthcap-sd-highspeeddisable-wpno-mmcno-sdiosd-uhs-sdr104vmmc-supplyvqmmc-supplyrockchip,trcm-sync-tx-onlymbi-aliasmbi-rangesmsi-controller#msi-cellsaffinityarm,pl330-periph-burst#dma-cellsnum-cssystem-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvcc13-supplyvcc14-supplyvcca-supplygpio-controller#gpio-cellspinsfunctionregulator-enable-ramp-delayregulator-suspend-microvoltregulator-on-in-suspendpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polaritypinctrl-1#thermal-sensor-cells#io-channel-cellsvref-supplyvbus-supplylabeldata-roleop-sink-microwattpower-rolesink-pdossource-pdostry-power-rolewakeup-sourcebitsrockchip,u2phy-grfrockchip,usb-grfrockchip,usbdpphy-grfrockchip,vo-grfmode-switchorientation-switchsbu1-dc-gpiossbu2-dc-gpiosrockchip,pipe-grfrockchip,pipe-phy-grfgpio-rangesbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallinux,codepress-threshold-microvoltlinux,default-triggerenable-active-highgpiostartup-delay-us