Ð þí08!Ð(1!˜!indiedroid,novarockchip,rk3588s +7Indiedroid Novaaliases=/pinctrl/gpio@fd8a0000C/pinctrl/gpio@fec20000I/pinctrl/gpio@fec30000O/pinctrl/gpio@fec40000U/pinctrl/gpio@fec50000[/i2c@fd880000`/i2c@fea90000e/i2c@feaa0000j/i2c@feab0000o/i2c@feac0000t/i2c@fead0000y/i2c@fec80000~/i2c@fec90000ƒ/i2c@feca0000ˆ/serial@fd890000�/serial@feb40000˜/serial@feb50000 /serial@feb60000¨/serial@feb70000°/serial@feb80000¸/serial@feb90000À/serial@feba0000È/serial@febb0000Ð/serial@febc0000Ø/spi@feb00000Ý/spi@feb10000â/spi@feb20000ç/spi@feb30000ì/spi@fecb0000ñ/mmc@fe2e0000ö/mmc@fe2c0000û/mmc@fe2d0000cpus+cpu-mapcluster0core0core1core2core3cluster1core0core1cluster2core0core1 cpu@0cpuarm,cortex-a55psci"5 < L0£,a q€~@�€�€ª@¼€É Úäô "cpu@100cpuarm,cortex-a55psci"5 a q€~@�€�€ª@¼€ÉÚäô "cpu@200cpuarm,cortex-a55psci"5 a q€~@�€�€ª@¼€ÉÚäô "cpu@300cpuarm,cortex-a55psci"5 a q€~@�€�€ª@¼€ÉÚäô "cpu@400cpuarm,cortex-a76psci"5 < L0£,a q~@��ª@¼ÉÚ ô"cpu@500cpuarm,cortex-a76psci"5 a q~@��ª@¼ÉÚ ô"cpu@600cpuarm,cortex-a76psci"5 < L0£,a q~@��ª@¼ÉÚ ô"cpu@700cpuarm,cortex-a76psci"5 a q~@��ª@¼ÉÚ ô" idle-states*pscicpu-sleeparm,idle-state7H_dpx€è" l2-cache-l0caches€@’‘�É" l2-cache-l1caches€@’‘�É"l2-cache-l2caches€@’‘�É"l2-cache-l3caches€@’‘�É"l2-cache-b0caches€@’‘�É"l2-cache-b1caches€@’‘�É"l2-cache-b2caches€@’‘�É"l2-cache-b3caches€@’‘�É"l3-cachecaches0€@’‘�"display-subsystemrockchip,display-subsystem«firmwareopteelinaro,optee-tzsmcscmi arm,scmi-smc±‚¼+protocol@14Â" protocol@16Ïpmu-a55arm,cortex-a55-pmuÜpmu-a76arm,cortex-a76-pmuÜpsci arm,psci-1.0smcclock-0 fixed-clockç)׫€÷spllÂtimerarm,armv8-timerPÜ    % sec-physphysvirthyp-physhyp-virtclock-1 fixed-clockçn6÷xin24mÂclock-2 fixed-clockç€÷xin32kÂreserved-memory+shmem@10f000arm,scmi-shmemð!"gpu@fb000000*rockchip,rk3588-maliarm,mali-valhall-csfû ô< L ëÂ5(corecoregroupstacksÚ ¦0Ü\]^  jobmmugpu4  Bdisabled!"Õusb@fc000000rockchip,rk3588-dwc3snps,dwc3ü@ÜÜ5”“’(ref_clksuspend_clkbus_clkIotg Q"#Vusb2-phyusb3-phy `utmi_wide4 iRpˆ ¸ÙúBokayportendpoint,$"Ýusb@fc800000"rockchip,rk3588-ehcigeneric-ehciü€Ü×5Ž�À%Q&Vusb4 Bokayusb@fc840000"rockchip,rk3588-ohcigeneric-ohciü„ÜØ5Ž�À%Q&Vusb4 Bokayusb@fc880000"rockchip,rk3588-ehcigeneric-ehciüˆÜÚ5�‘À'Q(Vusb4 Bokayusb@fc8c0000"rockchip,rk3588-ohcigeneric-ohciüŒÜÛ5�‘À'Q(Vusb4 Bokayusb@fcd00000rockchip,rk3588-dwc3snps,dwc3üÐ@ÜÞ(5jihkr&(ref_clksuspend_clkbus_clkutmipipeIhostQ) Vusb3-phy `utmi_widei4p¸Ùú<Bokayiommu@fc900000 arm,smmu-v3ü� @Üqsvo eventqgerrorpriqcmdq-syncV Bdisablediommu@fcb00000 arm,smmu-v3ü° @Ü}‚{ eventqgerrorpriqcmdq-syncV Bdisabledsyscon@fd58a000)rockchip,rk3588-pmugrfsysconsimple-mfdýX "nsyscon@fd58c000rockchip,rk3588-sys-grfsysconýXÀ"isyscon@fd5a4000rockchip,rk3588-vop-grfsysconýZ@ "jsyscon@fd5a6000rockchip,rk3588-vo0-grfsysconýZ` 5é"ësyscon@fd5a8000rockchip,rk3588-vo1-grfsysconýZ€@5Ñ"ksyscon@fd5ac000rockchip,rk3588-usb-grfsysconýZÀ@"ésyscon@fd5b0000rockchip,rk3588-php-grfsysconý["+syscon@fd5bc000$rockchip,rk3588-pipe-phy-grfsysconý[À"ïsyscon@fd5c4000$rockchip,rk3588-pipe-phy-grfsysconý\@"ðsyscon@fd5c8000$rockchip,rk3588-usbdpphy-grfsysconý\€@"êsyscon@fd5d0000.rockchip,rk3588-usb2phy-grfsysconsimple-mfdý]@+"èusb2phy@0rockchip,rk3588-usb2phyÂ5 (phyclk ÷usb480m_phy0܉imcphyapbBokay"çotg-portoBokay""syscon@fd5d8000.rockchip,rk3588-usb2phy-grfsysconsimple-mfdý]€@+usb2phy@8000rockchip,rk3588-usb2phy€Â5 (phyclk ÷usb480m_phy2܇iocphyapbBokay"%host-portoBokayz*"&syscon@fd5dc000.rockchip,rk3588-usb2phy-grfsysconsimple-mfdý]À@+usb2phy@c000rockchip,rk3588-usb2phyÀÂ5 (phyclk ÷usb480m_phy3܈ip cphyapbBokay"'host-portoBokayz*"(syscon@fd5e0000$rockchip,rk3588-hdptxphy-grfsysconý^"æsyscon@fd5f0000rockchip,rk3588-iocsysconý_"ñsram@fd600000 mmio-sramý`ý`+clock-controller@fd7c0000rockchip,rk3588-cruý|À€<ÌÎ͆‡]qà@LA�«.à2©ø€FÏq)׫€ׄÍe/¯õáׄõá ëÂÍeZ ÀðÑ€ ëÂ…+ÂÏ"i2c@fd880000(rockchip,rk3588-i2crockchip,rk3399-i2cýˆÜ=5ts (i2cpclk’,œdefault+Bokayregulator@42rockchip,rk8602Bª¾Ð�èdpvdd_cpu_big0_s0ü$A-"regulator-state-memLregulator@43 rockchip,rk8603rockchip,rk8602Cª¾Ð�èdpvdd_cpu_big1_s0ü$A-"regulator-state-memLserial@fd890000&rockchip,rk3588-uartsnps,dw-apb-uartý‰ÜK5›œ(baudclkapb_pclke..jtxrx’/œdefaultt~ Bdisabledpwm@fd8b0000(rockchip,rk3588-pwmrockchip,rk3328-pwmý‹5’‘ (pwmpclk’0œdefault‹ Bdisabledpwm@fd8b0010(rockchip,rk3588-pwmrockchip,rk3328-pwmý‹5’‘ (pwmpclk’1œdefault‹ Bdisabledpwm@fd8b0020(rockchip,rk3588-pwmrockchip,rk3328-pwmý‹ 5’‘ (pwmpclk’2œdefault‹ Bdisabledpwm@fd8b0030(rockchip,rk3588-pwmrockchip,rk3328-pwmý‹05’‘ (pwmpclk’3œdefault‹ Bdisabledpower-management@fd8d8000&rockchip,rk3588-pmusysconsimple-mfdý�€"lpower-controller!rockchip,rk3588-power-controller–+Bokay" power-domain@8–+power-domain@9  5!#" ª456–+power-domain@10 5!#"ª7–power-domain@11 5!#"ª8–power-domain@12 5ª9:;<–power-domain@13 +–power-domain@14(5€¯­�ª=–power-domain@15 5…¯­†ª>–power-domain@165µ¶ ª?@A+–power-domain@17 5ºµ¶» ªBCD–power-domain@21�5¯®­°›š�žŸ ¡¢£¤¥¦¨§ ªEFGHIJKL+–power-domain@235CA¯ªM–power-domain@14 5€¯­�ª=–power-domain@155…¯­ª>–power-domain@225«ªªN–power-domain@245[Z]ªOP+–power-domain@2585çèæäßÞZªQ–power-domain@2685QªRS–power-domain@2705ÒÓÐÏÖÕªTUVW+–power-domain@28 5ÒÓªXY–power-domain@29(5ÇÆÊÉÓªZ[–power-domain@305z{ª\–power-domain@31@5WŒÀ�Ž��‘ª]^_`–power-domain@33!5WZ[–power-domain@34"5WZ[–power-domain@37%5Š2ªa–power-domain@38&545–power-domain@40(ªb–video-codec@fdb50000+rockchip,rk3588-vpu121rockchip,rk3568-vpuýµÜw vdpu5±² (aclkhclk±c4 iommu@fdb50800,rockchip,rk3588-iommurockchip,rk3568-iommuýµ@Üv (aclkiface5±²4 V"crga@fdb80000(rockchip,rk3588-rgarockchip,rk3288-rgaý¸€Üt5¨§©(aclkhclksclkirqp ccoreaxiahb4 video-codec@fdba0000rockchip,rk3588-vepu121ýºÜz5�ž (aclkhclk±d4 iommu@fdba0800,rockchip,rk3588-iommurockchip,rk3568-iommuýº@Üy5�ž (aclkiface4 V"dvideo-codec@fdba4000rockchip,rk3588-vepu121ýº@Ü|5Ÿ  (aclkhclk±e4 iommu@fdba4800,rockchip,rk3588-iommurockchip,rk3568-iommuýºH@Ü{5Ÿ  (aclkiface4 V"evideo-codec@fdba8000rockchip,rk3588-vepu121ýº€Ü~5¡¢ (aclkhclk±f4 iommu@fdba8800,rockchip,rk3588-iommurockchip,rk3568-iommuýºˆ@Ü}5¡¢ (aclkiface4 V"fvideo-codec@fdbac000rockchip,rk3588-vepu121ýºÀÜ€5£¤ (aclkhclk±g4 iommu@fdbac800,rockchip,rk3588-iommurockchip,rk3568-iommuýºÈ@Ü5£¤ (aclkiface4 V"gvideo-codec@fdc70000rockchip,rk3588-av1-vpuýÇÜl vdpu<ACLׄׄ5AC (aclkhclk4  iþýÿvop@fdd90000rockchip,rk3588-vop ýÙBýÙP¸vopgamma-lutÜœ85]\abcd[7(aclkhclkdclk_vp0dclk_vp1dclk_vp2dclk_vp3pclk_vop±h4 …iÂjÓkäl Bdisabledports+"port@0+port@1+port@2+port@3+iommu@fdd97e00,rockchip,rk3588-iommurockchip,rk3568-iommu ýÙ~ýÙÜœ5]\ (aclkifaceV4  Bdisabled"hi2s@fddc0000rockchip,rk3588-i2s-tdmýÜܸ5ììá(mclk_txmclk_rxhclk<êñemjtx4 i¸ctx-m Bdisabledi2s@fddf0000rockchip,rk3588-i2s-tdmýßܹ5445(mclk_txmclk_rxhclk<1ñemjtx4 iØctx-m Bdisabledi2s@fddfc000rockchip,rk3588-i2s-tdmýßÀܽ500,(mclk_txmclk_rxhclk<-ñemjrx4 iìcrx-m Bdisabledqos@fdf35000rockchip,rk3588-qossysconýóP "9qos@fdf35200rockchip,rk3588-qossysconýóR ":qos@fdf35400rockchip,rk3588-qossysconýóT ";qos@fdf35600rockchip,rk3588-qossysconýóV "<qos@fdf36000rockchip,rk3588-qossysconýó` "\qos@fdf39000rockchip,rk3588-qossysconýó� "aqos@fdf3d800rockchip,rk3588-qossysconýóØ "bqos@fdf3e000rockchip,rk3588-qossysconýóà "^qos@fdf3e200rockchip,rk3588-qossysconýóâ "]qos@fdf3e400rockchip,rk3588-qossysconýóä "_qos@fdf3e600rockchip,rk3588-qossysconýóæ "`qos@fdf40000rockchip,rk3588-qossysconýô "Zqos@fdf40200rockchip,rk3588-qossysconýô "[qos@fdf40400rockchip,rk3588-qossysconýô "Tqos@fdf40500rockchip,rk3588-qossysconýô "Uqos@fdf40600rockchip,rk3588-qossysconýô "Vqos@fdf40800rockchip,rk3588-qossysconýô "Wqos@fdf41000rockchip,rk3588-qossysconýô "Xqos@fdf41100rockchip,rk3588-qossysconýô "Yqos@fdf60000rockchip,rk3588-qossysconýö "?qos@fdf60200rockchip,rk3588-qossysconýö "@qos@fdf60400rockchip,rk3588-qossysconýö "Aqos@fdf61000rockchip,rk3588-qossysconýö "Bqos@fdf61200rockchip,rk3588-qossysconýö "Cqos@fdf61400rockchip,rk3588-qossysconýö "Dqos@fdf62000rockchip,rk3588-qossysconýö "=qos@fdf63000rockchip,rk3588-qossysconýö0 ">qos@fdf64000rockchip,rk3588-qossysconýö@ "Mqos@fdf66000rockchip,rk3588-qossysconýö` "Eqos@fdf66200rockchip,rk3588-qossysconýöb "Fqos@fdf66400rockchip,rk3588-qossysconýöd "Gqos@fdf66600rockchip,rk3588-qossysconýöf "Hqos@fdf66800rockchip,rk3588-qossysconýöh "Iqos@fdf66a00rockchip,rk3588-qossysconýöj "Jqos@fdf66c00rockchip,rk3588-qossysconýöl "Kqos@fdf66e00rockchip,rk3588-qossysconýön "Lqos@fdf67000rockchip,rk3588-qossysconýöp "Nqos@fdf67200rockchip,rk3588-qossysconýör qos@fdf70000rockchip,rk3588-qossysconý÷ "7qos@fdf71000rockchip,rk3588-qossysconý÷ "8qos@fdf72000rockchip,rk3588-qossysconý÷ "4qos@fdf72200rockchip,rk3588-qossysconý÷" "5qos@fdf72400rockchip,rk3588-qossysconý÷$ "6qos@fdf80000rockchip,rk3588-qossysconýø "Qqos@fdf81000rockchip,rk3588-qossysconýø "Rqos@fdf81200rockchip,rk3588-qossysconýø "Sqos@fdf82000rockchip,rk3588-qossysconýø "Oqos@fdf82200rockchip,rk3588-qossysconýø" "Pdfi@fe060000þrockchip,rk3588-dfi@Ü&0:änpcie@fe180000*rockchip,rk3588-pcierockchip,rk3568-pcie0?05CH>MR°)(aclk_mstaclk_slvaclk_dbipclkauxpipepciPÜø÷öõô syspmcmsglegacyerr#4`GooooUfu0p0}Q) Vpcie-phy4 "Tóóó ó à@ À@0 @À@þó¸dbiapbconfigi). cpwrpipe+ Bdisabledlegacy-interrupt-controller‡# Üõ"opcie@fe190000*rockchip,rk3588-pcierockchip,rk3568-pcie@O05DI?NSs)(aclk_mstaclk_slvaclk_dbipclkauxpipepciPÜýüûúù syspmcmsglegacyerr#4`GqqqqUfu@p@}Qr Vpcie-phy4 "Tôôô ô à@ @0 A@þô¸dbiapbconfigi*/ cpwrpipe+Bokay’sœdefaultlegacy-interrupt-controller‡# Üú"qethernet@fe1c0000&rockchip,rk3588-gmacsnps,dwmac-4.20aþ Üêé macirqeth_wake_irq(567Y^50(stmmacethclk_mac_refpclk_macaclk_macptp_ref4 !i$ cstmmaceth…iœ+­t½Îuávô Bdisabledmdiosnps,dwmac-mdio+stmmac-axi-configý"trx-queues-config'"uqueue0queue1tx-queues-config="vqueue0queue1sata@fe210000'rockchip,rk3588-dwc-ahcisnps,dwc-ahciþ!Ü(5b_eTo(satapmaliverxoobrefasicS+ Bdisabledsata-port@0e@Qr Vsata-phyr � sata@fe230000'rockchip,rk3588-dwc-ahcisnps,dwc-ahciþ#Ü(5dagVq(satapmaliverxoobrefasicS+ Bdisabledsata-port@0e@Q) Vsata-phyr � spi@fe2b0000 rockchip,sfcþ+@ÜÎ5/0(clk_sfchclk_sfc+ Bdisabledmmc@fe2c00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshcþ,@ÜË 5  ­®(biuciuciu-driveciu-sample�› ëœdefault’wxyz4 (Bokay©³ÅÖáéðþ{ |mmc@fe2d00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshcþ-@ÜÌ 5Š‹«¬(biuciuciu-driveciu-sample�›õáœdefault’}4 %Bokay©ÅÖ$:~éEKðþ{ mmc@fe2e0000rockchip,rk3588-dwcmshcþ.ÜÍ<-., L ëÂn6 ëÂ(5,*+-.(corebusaxiblocktimer› ëÂ’€�‚ƒ„œdefault(iccorebusaxiblocktimerBokay©YEáKþ… i2s@fe470000rockchip,rk3588-i2s-tdmþGÜ´5+/((mclk_txmclk_rxhclk<)-ñe..jtxrx4 &i*+ ctx-mrx-mfœdefault’†‡ˆ‰ŠBokayport"ýendpoint�i2sŒ,‹"ái2s@fe480000rockchip,rk3588-i2s-tdmþHܵ5y}u(mclk_txmclk_rxhclke..jtxrxi^_ ctx-mrx-mfœdefault(’Œ�Ž��‘’“”• Bdisabledi2s@fe490000(rockchip,rk3588-i2srockchip,rk3066-i2sþIܶ5(i2s_clki2s_hclk<ñe––jtxrx4 &œdefault’—˜™š Bdisabledi2s@fe4a0000(rockchip,rk3588-i2srockchip,rk3066-i2sþJÜ·5%(i2s_clki2s_hclk<"ñe––jtxrx4 &œdefault’›œ�ž Bdisabledinterrupt-controller@fe600000 arm,gic-v3 þ`þhÜ ‡”þaž¨8©#+"msi-controller@fe640000arm,gic-v3-itsþd©¸"pmsi-controller@fe660000arm,gic-v3-itsþf©¸ppi-partitionsinterrupt-partition-0Ã"interrupt-partition-1à "dma-controller@fea10000arm,pl330arm,primecellþ¡@ ÜVWÌ5n (apb_pclkã".dma-controller@fea30000arm,pl330arm,primecellþ£@ ÜXYÌ5o (apb_pclkã"–i2c@fea90000(rockchip,rk3588-i2crockchip,rk3399-i2cþ©5ƒ{ (i2cpclkÜ>’Ÿœdefault+ Bdisabledi2c@feaa0000(rockchip,rk3588-i2crockchip,rk3399-i2cþª5„| (i2cpclkÜ?’ œdefault+Bokayregulator@42rockchip,rk8602Bª¾Ð~ðèdp vdd_npu_s0ü$A-regulator-state-memLi2c@feab0000(rockchip,rk3588-i2crockchip,rk3399-i2cþ«5…} (i2cpclkÜ@’¡œdefault+ Bdisabledi2c@feac0000(rockchip,rk3588-i2crockchip,rk3399-i2cþ¬5†~ (i2cpclkÜA’¢œdefault+ Bdisabledi2c@fead0000(rockchip,rk3588-i2crockchip,rk3399-i2cþ­5‡ (i2cpclkÜB’£œdefault+ Bdisabledtimer@feae0000,rockchip,rk3588-timerrockchip,rk3288-timerþ® Ü!5TW (pclktimerwatchdog@feaf0000 rockchip,rk3588-wdtsnps,dw-wdtþ¯5dc (tclkpclkÜ;spi@feb00000(rockchip,rk3588-spirockchip,rk3066-spiþ°ÜF5—’(spiclkapb_pclke..jtxrxî ’¤¥¦œdefault+ Bdisabledspi@feb10000(rockchip,rk3588-spirockchip,rk3066-spiþ±ÜG5˜“(spiclkapb_pclke..jtxrxî ’§¨©œdefault+ Bdisabledspi@feb20000(rockchip,rk3588-spirockchip,rk3066-spiþ²ÜH5™”(spiclkapb_pclke––jtxrxî’ª«œdefault+Bokay<™L ëÂpmic@0rockchip,rk806õ  ¬Ü’­®¯°œdefault B@ #- /- ;- G- S- _- k- w- ƒ- �- œ± ©- ¶² ò Ð-dvs1-null-pins Ügpio_pwrctrl1 ápin_fun0"®dvs2-null-pins Ügpio_pwrctrl2 ápin_fun0"¯dvs3-null-pins Ügpio_pwrctrl3 ápin_fun0"°regulatorsdcdc-reg1¾ ê�Ð~ðèdp vdd_gpu_s00Ôregulator-state-memLdcdc-reg2ª¾Ð~ðèdp0Ôvdd_cpu_lit_s0"regulator-state-memLdcdc-reg3ª¾Ð q°è L¸ vdd_logic_s00Ôregulator-state-mem   q°dcdc-reg4ª¾Ð~ðèdp vdd_vdenc_s00Ôregulator-state-memLdcdc-reg5ª¾è q°Ð øP0Ô vdd_ddr_s0regulator-state-memL  øPdcdc-reg6ª¾ÐÈàèÈà vdd2_ddr_s3regulator-state-mem dcdc-reg7ª¾Ð„€è„€vdd_2v0_pldo_s3"±regulator-state-mem  „€dcdc-reg8ª¾Ð2Z è2Z  vcc_3v3_s3"{regulator-state-mem  2Z dcdc-reg9ª¾Ð 'Àè 'À vddq_ddr_s0regulator-state-memLdcdc-reg10ª¾Ðw@èw@ vcc_1v8_s3"regulator-state-mem  w@pldo-reg1ª¾Ðw@èw@ vcc_1v8_s0regulator-state-memLpldo-reg2ª¾Ðw@èw@ vcca_1v8_s0"Øregulator-state-memL w@pldo-reg3ª¾ÐO€èO€ vdda_1v2_s0regulator-state-memLpldo-reg4ª¾Ð2Z è2Z  vcca_3v3_s0regulator-state-memLpldo-reg5ª¾Ð2Z èw@ vccio_sd_s0"|regulator-state-memLpldo-reg6ª¾Ðw@èw@vcc_1v8_s3_pldo6regulator-state-mem  w@nldo-reg1ª¾Ð q°è q° vdd_0v75_s3regulator-state-mem   q°nldo-reg2ª¾Ð øPè øPvdda_ddr_pll_s0regulator-state-memL  øPnldo-reg3ª¾Ð q°è q° avdd_0v75_s0regulator-state-memLnldo-reg4ª¾è øPÐ øP vdda_0v85_s0regulator-state-memLnldo-reg5spi@feb30000(rockchip,rk3588-spirockchip,rk3066-spiþ³ÜI5š•(spiclkapb_pclke––jtxrxî ’³´µœdefault+ Bdisabledserial@feb40000&rockchip,rk3588-uartsnps,dw-apb-uartþ´ÜL5«Ÿ(baudclkapb_pclke.. jtxrx’¶œdefault~t Bdisabledserial@feb50000&rockchip,rk3588-uartsnps,dw-apb-uartþµÜM5¯ (baudclkapb_pclke. . jtxrx’·œdefault~tBokayserial@feb60000&rockchip,rk3588-uartsnps,dw-apb-uartþ¶ÜN5³¡(baudclkapb_pclke. . jtxrx’¸œdefault~t Bdisabledserial@feb70000&rockchip,rk3588-uartsnps,dw-apb-uartþ·ÜO5·¢(baudclkapb_pclke– – jtxrx’¹œdefault~t Bdisabledserial@feb80000&rockchip,rk3588-uartsnps,dw-apb-uartþ¸ÜP5»£(baudclkapb_pclke– – jtxrx’ºœdefault~t Bdisabledserial@feb90000&rockchip,rk3588-uartsnps,dw-apb-uartþ¹ÜQ5¿¤(baudclkapb_pclke– –jtxrx’»œdefault~t Bdisabledserial@feba0000&rockchip,rk3588-uartsnps,dw-apb-uartþºÜR5Ã¥(baudclkapb_pclkemmjtxrx’¼œdefault~t Bdisabledserial@febb0000&rockchip,rk3588-uartsnps,dw-apb-uartþ»ÜS5Ǧ(baudclkapb_pclkem m jtxrx’½œdefault~t Bdisabledserial@febc0000&rockchip,rk3588-uartsnps,dw-apb-uartþ¼ÜT5˧(baudclkapb_pclk ’¾¿Àœdefault~tBokay :bluetooth*realtek,rtl8821cs-btrealtek,rtl8723bs-bt J¬ \¬ i¬ ’ÁÂÜdefaultpwm@febd0000(rockchip,rk3588-pwmrockchip,rk3328-pwmþ½5LK (pwmpclk’Äœdefault‹ Bdisabledpwm@febd0010(rockchip,rk3588-pwmrockchip,rk3328-pwmþ½5LK (pwmpclk’Åœdefault‹ Bdisabledpwm@febd0020(rockchip,rk3588-pwmrockchip,rk3328-pwmþ½ 5LK (pwmpclk’Æœdefault‹ Bdisabledpwm@febd0030(rockchip,rk3588-pwmrockchip,rk3328-pwmþ½05LK (pwmpclk’Çœdefault‹ Bdisabledpwm@febe0000(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¾5ON (pwmpclk’Èœdefault‹ Bdisabledpwm@febe0010(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¾5ON (pwmpclk’Éœdefault‹ Bdisabledpwm@febe0020(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¾ 5ON (pwmpclk’Êœdefault‹ Bdisabledpwm@febe0030(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¾05ON (pwmpclk’Ëœdefault‹ Bdisabledpwm@febf0000(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¿5RQ (pwmpclk’Ìœdefault‹ Bdisabledpwm@febf0010(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¿5RQ (pwmpclk’Íœdefault‹ Bdisabledpwm@febf0020(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¿ 5RQ (pwmpclk’Μdefault‹ Bdisabledpwm@febf0030(rockchip,rk3588-pwmrockchip,rk3328-pwmþ¿05RQ (pwmpclk’Ïœdefault‹ Bdisabledthermal-zonespackage-thermal y � �Ðtripspackage-crit ­Á8 ¹  criticalbigcore0-thermal yd � �Ðtripsbigcore0-alert ­L ¹Ð passive"Ñbigcore0-crit ­Á8 ¹  criticalcooling-mapsmap0 ÄÑ Éÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿbigcore2-thermal yd � �Ðtripsbigcore2-alert ­L ¹Ð passive"Òbigcore2-crit ­Á8 ¹  criticalcooling-mapsmap0 ÄÒ Éÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿlittlecore-thermal yd � �Ðtripslittlecore-alert ­L ¹Ð passive"Ólittlecore-crit ­Á8 ¹  criticalcooling-mapsmap0 ÄÓ0 Éÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcenter-thermal y � �Ðtripscenter-crit ­Á8 ¹  criticalgpu-thermal yd � �Ðtripsgpu-alert ­L ¹Ð passive"Ôgpu-crit ­Á8 ¹  criticalcooling-mapsmap0 ÄÔ ÉÕÿÿÿÿÿÿÿÿnpu-thermal y � �Ðtripsnpu-crit ­Á8 ¹  criticaltsadc@fec00000rockchip,rk3588-tsadcþÀÜ�5ž�(tsadcapb_pclk<žL„€iVWctsadc-apbtsadc ØÔÀ ï ’Ö !לdefaultsleep +Bokay"Ðadc@fec10000rockchip,rk3588-saradcþÁÜŽ A5‘�(saradcapb_pclkiU csaradc-apbBokay SØ"úi2c@fec80000(rockchip,rk3588-i2crockchip,rk3399-i2cþÈ5ˆ€ (i2cpclkÜC’Ùœdefault+Bokaytypec-portc@22 fcs,fusb302" ¬Ü’Úœdefault _Ûconnectorusb-c-connector kdual uUSB-C {dual †sink •‘, ¡�d «B@ports+port@0endpoint,Ü"íport@1endpoint,Ý"$port@2endpoint,Þ"îrtc@51haoyu,hym8563QÂ÷hym8563 ¬Ü’ßœdefault ½"ûi2c@fec90000(rockchip,rk3588-i2crockchip,rk3399-i2cþÉ5‰� (i2cpclkÜD’àœdefault+Bokayaudio-codec@11everest,es8388L»€<1 Ë{51 × ã{ äportendpoint,á"‹i2c@feca0000(rockchip,rk3588-i2crockchip,rk3399-i2cþÊ5Š‚ (i2cpclkÜE’âœdefault+ Bdisabledspi@fecb0000(rockchip,rk3588-spirockchip,rk3066-spiþËÜJ5›–(spiclkapb_pclkem mjtxrxî ’ãäåœdefault+ Bdisabledefuse@fecc0000rockchip,rk3588-otpþÌ 5Œ‹��(otpapb_pclkphyarbi§¦¨ cotpapbarb+cpu-code@2id@7cpu-leakage@17cpu-leakage@18cpu-leakage@19log-leakage@1agpu-leakage@1bcpu-version@1c ðnpu-leakage@28(codec-leakage@29)dma-controller@fed10000arm,pl330arm,primecellþÑ@ ÜZ[Ì5p (apb_pclkã"mphy@fed60000rockchip,rk3588-hdptx-phyþÖ 5 T(refapbo8i#cde!""cphyapbinitcmnlaneroplllcpll…æ Bdisabledphy@fed80000rockchip,rk3588-usbdp-phyþØo5¡lVç(refclkimmortalpclkutmi(i   cinitcmnlanepcs_apbpma_apb õè é ê /ëBokay ? R ^ì lì z"#port+endpoint@0,í"Üendpoint@1,î"Þphy@fee00000rockchip,rk3588-naneng-combphyþà5¨vW (refapbpipe<¨Lõáoi<Ccphyapb �+ ¡ïBokay"rphy@fee20000rockchip,rk3588-naneng-combphyþâ5ªxW (refapbpipe<ªLõáoi>Ecphyapb �+ ¡ðBokay")sram@ff001000 mmio-sramÿðÿð+pinctrlrockchip,rk3588-pinctrl…ñ+"ògpio@fd8a0000rockchip,gpio-bankýŠÜ5qr  ·ò ‡õ#: ÃHEADER_12_1v8HEADER_24_1v8"¬gpio@fec20000rockchip,gpio-bankþÂÜ5st  ·ò ‡õ#Ÿ ÃHEADER_27_3v3HEADER_29_1v8HEADER_7_1v8HEADER_31_1v8HEADER_33_1v8HEADER_11_1v8HEADER_13_1v8HEADER_28_3v3HEADER_5_3v3HEADER_3_3v3gpio@fec30000rockchip,gpio-bankþÃÜ5uv  ·ò@ ‡õ#gpio@fec40000rockchip,gpio-bankþÄÜ5wx  ·ò` ‡õ#ˆ ÃHEADER_16_1v8HEADER_18_1v8HEADER_19_1v8HEADER_21_1v8HEADER_23_1v8HEADER_26_1v8HEADER_15_1v8HEADER_22_1v8gpio@fec50000rockchip,gpio-bankþÅÜ5yz  ·ò€ ‡õ#‡ ÃHEADER_37_3v3HEADER_8_3v3HEADER_10_3v3HEADER_32_3v3HEADER_35_3v3HEADER_40_3v3HEADER_38_3v3HEADER_36_3v3"ìpcfg-pull-up Ó"÷pcfg-pull-down à"õpcfg-pull-none ï"ópcfg-pull-none-drv-level-2 ï ü"ùpcfg-pull-up-drv-level-1 Ó ü"øpcfg-pull-up-drv-level-2 Ó ü"ôpcfg-pull-none-smt ï "öauddsmbt1120can0can1can2cifclk32kcpuddrphych0ddrphych1ddrphych2ddrphych3dp0dp1emmcemmc-rstnout ó"€emmc-bus8€ ôôôôôôôô"�emmc-clk ô"‚emmc-cmd ô"ƒemmc-data-strobe õ"„eth1fspigmac1gpuhdmii2c0i2c0m2-xfer öö",i2c1i2c1m0-xfer ö ö"Ÿi2c2i2c2m0-xfer  ö ö" i2c3i2c3m0-xfer  ö ö"¡i2c4i2c4m0-xfer  ö ö"¢i2c5i2c5m0-xfer  ö ö"£i2c6i2c6m3-xfer  ö ö"Ùi2c7i2c7m0-xfer  ö ö"ài2c8i2c8m0-xfer  ö ö"âi2s0i2s0-lrck ó"†i2s0-mclk ó"‡i2s0-sclk ó"ˆi2s0-sdi0 ó"‰i2s0-sdo0 ó"Ši2s1i2s1m0-lrck ó"Œi2s1m0-sclk ó"�i2s1m0-sdi0 ó"Ži2s1m0-sdi1 ó"�i2s1m0-sdi2 ó"�i2s1m0-sdi3 ó"‘i2s1m0-sdo0  ó"’i2s1m0-sdo1  ó"“i2s1m0-sdo2  ó"”i2s1m0-sdo3  ó"•i2s2i2s2m1-lrck ó"—i2s2m1-sclk  ó"˜i2s2m1-sdi  ó"™i2s2m1-sdo  ó"ši2s3i2s3-lrck ó"›i2s3-sclk ó"œi2s3-sdi ó"�i2s3-sdo ó"žjtaglitcpumcumipinpupcie20x1pcie30phypcie30x1pcie30x2pcie30x4pdm0pdm1pmicpmic-pinsp ÷óóóóóó"­pmupwm0pwm0m0-pins ó"0pwm1pwm1m0-pins ó"1pwm2pwm2m0-pins ó"2pwm3pwm3m0-pins ó"3pwm4pwm4m0-pins  ó"Äpwm5pwm5m0-pins ó"Åpwm6pwm6m0-pins  ó"Æpwm7pwm7m0-pins  ó"Çpwm8pwm8m0-pins  ó"Èpwm9pwm9m0-pins  ó"Épwm10pwm10m0-pins  ó"Êpwm11pwm11m0-pins  ó"Ëpwm12pwm12m0-pins  ó"Ìpwm13pwm13m0-pins  ó"Ípwm14pwm14m0-pins  ó"Îpwm15pwm15m0-pins  ó"Ïrefclksatasata0sata1sata2sdiosdiom1-pins` ó÷÷÷÷÷"}sdmmcsdmmc-bus4@ ôôôô"zsdmmc-clk ô"wsdmmc-cmd ô"xsdmmc-det ÷"yspdif0spdif1spi0spi0m0-pins0 øøø"¦spi0m0-cs0 ø"¤spi0m0-cs1 ø"¥spi1spi1m1-pins0 øøø"©spi1m1-cs0 ø"§spi1m1-cs1 ø"¨spi2spi2m2-pins0 ø øø"ªspi2m2-cs0 ø"«spi3spi3m1-pins0 ø øø"µspi3m1-cs0 ø"³spi3m1-cs1 ø"´spi4spi4m0-pins0 øøø"åspi4m0-cs0 ø"ãspi4m0-cs1 ø"ätsadctsadc-shut-org ó"Öuart0uart0m1-xfer ÷ ÷"/uart1uart1m1-xfer  ÷ ÷"¶uart2uart2m0-xfer  ÷ ÷"·uart3uart3m1-xfer  ÷ ÷"¸uart4uart4m1-xfer  ÷ ÷"¹uart5uart5m1-xfer  ÷ ÷"ºuart6uart6m1-xfer  ÷ ÷"»uart7uart7m1-xfer  ÷ ÷"¼uart8uart8m1-xfer  ÷ ÷"½uart9uart9m2-xfer  ÷ ÷"¾uart9m2-ctsn  ó"¿uart9m2-rtsn  ó"Àvopbt656gpio-functsadc-gpio-func ó"×bluetooth-pinsbt-reset ó"Ábt-wake-dev ó"Âbt-wake-host õ"Ãethernet-pinsrtl8111-perstb ÷"shym8563hym8563-int ó"ßsdio-pwrseqwifi-enable-h ó"üusb-typecusbc0-int ÷"Útypec5v-pwren ó"þopp-table-cluster0operating-points-v2 ." opp-1008000000 9<Ü @ L¸ L¸~ð Nœ@opp-1200000000 9G†Œ @ ß4 ß4~ð Nœ@opp-1416000000 9Tfr @ ¢„ ¢„~ð Nœ@ _opp-1608000000 9_Ø" @ øP øP~ð Nœ@opp-1800000000 9kIÒ @~ð~ð~ð Nœ@opp-table-cluster1operating-points-v2 ."opp-1200000000 9G†Œ @ L¸ L¸B@ Nœ@opp-1416000000 9Tfr @  B@ Nœ@opp-1608000000 9_Ø" @ ¢„ ¢„B@ Nœ@opp-1800000000 9kIÒ @ øP øPB@ Nœ@opp-2016000000 9x)¸ @HHB@ Nœ@opp-2208000000 9ƒ›h @llB@ Nœ@opp-2400000000 9�  @B@B@B@ Nœ@opp-table-cluster2operating-points-v2 ."opp-1200000000 9G†Œ @ L¸ L¸B@ Nœ@opp-1416000000 9Tfr @  B@ Nœ@opp-1608000000 9_Ø" @ ¢„ ¢„B@ Nœ@opp-1800000000 9kIÒ @ øP øPB@ Nœ@opp-2016000000 9x)¸ @HHB@ Nœ@opp-2208000000 9ƒ›h @llB@ Nœ@opp-2400000000 9�  @B@B@B@ Nœ@opp-tableoperating-points-v2"!opp-300000000 9ᣠ@ L¸ L¸ øPopp-400000000 9ׄ @ L¸ L¸ øPopp-500000000 9Íe @ L¸ L¸ øPopp-600000000 9#ÃF @ L¸ L¸ øPopp-700000000 9)¹' @ ®` ®` øPopp-800000000 9/¯ @ q° q° øPopp-900000000 95¤é @ 5 5 øPopp-1000000000 9;šÊ @ øP øP øPadc-keys-0 adc-keys kbuttons |ú ˆw@ ¢dbutton-boot uboot °” »FPadc-keys-1 adc-keys kbuttons |ú ˆw@ ¢dbutton-recovery urecovery °• »FPchosen Õserial2:1500000n8sdio-pwrseqmmc-pwrseq-simple (ext_clock5û’üœdefault áÈ ø¬"~soundaudio-graph-card urockchip,es8388)MicrophoneMic JackHeadphoneHeadphones3 LINPUT2Mic JackHeadphonesLOUT1HeadphonesROUT1ývbus5v0-typec-regulatorregulator-fixed ,ì’þœdefaultvbus5v0_typecèLK@ÐLK@A*"Ûvcc-1v1-nldo-s3-regulatorregulator-fixedª¾ÐÈàèÈàvcc_1v1_nldo_s3A-"²vcc-3v3-s0-regulatorregulator-fixedª¾Ð2Z è2Z  vcc_3v3_s0A{"…regulator-state-memLvcc5v0-sys-regulatorregulator-fixedª¾ÐLK@èLK@ vcc5v0_sys"-vcc5v0-usb-regulatorregulator-fixedª¾ÐLK@èLK@ vcc5v0_usbAÿ"*vcc5v0-usbdcin-regulatorregulator-fixedª¾ÐLK@èLK@vcc5v0_usbdcin"ÿ compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3spi4mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocksassigned-clocksassigned-clock-ratescpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachedynamic-power-coefficient#cooling-cellsoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedportsarm,smc-idshmem#clock-cells#reset-cellsinterruptsclock-frequencyclock-output-namesinterrupt-namesrangesno-mapclock-namespower-domainsstatusdr_modephysphy-namesphy_typeresetssnps,dis_enblslpm_quirksnps,dis-u1-entry-quirksnps,dis-u2-entry-quirksnps,dis-u2-freeclk-exists-quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirkusb-role-switchremote-endpointsnps,dis_rxdet_inp3_quirk#iommu-cellsreset-names#phy-cellsphy-supplyrockchip,grfpinctrl-0pinctrl-namesregulator-always-onregulator-boot-onregulator-max-microvoltregulator-min-microvoltregulator-nameregulator-ramp-delayfcs,suspend-voltage-selectorvin-supplyregulator-off-in-suspenddmasdma-namesreg-shiftreg-io-width#pwm-cells#power-domain-cellspm_qosiommusreg-namesrockchip,vop-grfrockchip,vo1-grfrockchip,pmuassigned-clock-parents#sound-dai-cellsbus-range#interrupt-cellsinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapnum-lanesinterrupt-controllerrockchip,php-grfsnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsosnps,blensnps,wr_osr_lmtsnps,rd_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-useports-implementedhba-port-capsnps,rx-ts-maxsnps,tx-ts-maxfifo-depthmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpno-sdiono-mmcsd-uhs-sdr104vmmc-supplyvqmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqno-sdnon-removableno-mmc-hs400rockchip,trcm-sync-tx-onlydai-formatmclk-fsmbi-aliasmbi-rangesmsi-controller#msi-cellsaffinityarm,pl330-periph-burst#dma-cellsnum-cs#gpio-cellsgpio-controllerspi-max-frequencyvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvcc13-supplyvcc14-supplyvcca-supplypinsfunctionregulator-enable-ramp-delayregulator-on-in-suspendregulator-suspend-microvoltuart-has-rtsctsdevice-wake-gpiosenable-gpioshost-wake-gpiospolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polaritypinctrl-1#thermal-sensor-cells#io-channel-cellsvref-supplyvbus-supplydata-rolelabelpower-roletry-power-rolesource-pdossink-pdosop-sink-microwattwakeup-sourceAVDD-supplyDVDD-supplyHPVDD-supplybitsrockchip,u2phy-grfrockchip,usb-grfrockchip,usbdpphy-grfrockchip,vo-grforientation-switchmode-switchsbu1-dc-gpiossbu2-dc-gpiosrockchip,dp-lane-muxrockchip,pipe-grfrockchip,pipe-phy-grfgpio-rangesgpio-line-namesbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendio-channel-namesio-channelskeyup-threshold-microvoltpoll-intervallinux,codepress-threshold-microvoltstdout-pathpost-power-on-delay-msreset-gpioswidgetsroutingdaisenable-active-highgpio