Ð þíò*8å\( Îå$#radxa,rock-4c-plusrockchip,rk3399 +7Radxa ROCK 4C+aliases=/pinctrl/gpio@ff720000C/pinctrl/gpio@ff730000I/pinctrl/gpio@ff780000O/pinctrl/gpio@ff788000U/pinctrl/gpio@ff790000[/i2c@ff3c0000`/i2c@ff110000e/i2c@ff120000j/i2c@ff130000o/i2c@ff3d0000t/i2c@ff140000y/i2c@ff150000~/i2c@ff160000ƒ/i2c@ff3e0000ˆ/serial@ff180000�/serial@ff190000˜/serial@ff1a0000 /serial@ff1b0000¨/serial@ff370000°/spi@ff1c0000µ/spi@ff1d0000º/spi@ff1e0000¿/spi@ff350000Ä/spi@ff1f0000É/spi@ff200000Î/ethernet@fe300000Ø/mmc@fe330000Ý/mmc@fe320000cpus+cpu-mapcluster0core0âcore1âcore2âcore3âcluster1core0âcore1âcpu@0æcpuarm,cortex-a53òöpsciå-dG W€d@vƒ€�@¢€¯ À Ô ßcpu@1æcpuarm,cortex-a53òöpsciå-dG W€d@vƒ€�@¢€¯ À Ô ßcpu@2æcpuarm,cortex-a53òöpsciå-dG W€d@vƒ€�@¢€¯ À Ô ßcpu@3æcpuarm,cortex-a53òöpsciå-dG W€d@vƒ€�@¢€¯ À Ô ßcpu@100æcpuarm,cortex-a72òöpsci -´G WÀd@vƒ€�@¢¯ÀÔßthermal-idleç'óôcpu@101æcpuarm,cortex-a72òöpsci -´G WÀd@vƒ€�@¢¯ÀÔßthermal-idleç'óôl2-cache-cluster0cacheYf@xß l2-cache-cluster1cacheYf@xßidle-statespscicpu-sleeparm,idle-state*;Rxóúc„ß cluster-sleeparm,idle-state*;R�óôcÐß display-subsystemrockchip,display-subsystemtmemory-controllerrockchip,rk3399-dmcz‡¨–dmc_clk ¢disabledpmu_a53arm,cortex-a53-pmu©pmu_a72arm,cortex-a72-pmu©psci arm,psci-1.0ýsmctimerarm,armv8-timer@©   ´xin24m fixed-clockËn6Ûxin24mîß”pcie@f8000000rockchip,rk3399-pcie òøýûaxi-baseapb-baseæpci+" ÅÄG –aclkaclk-perfhclkpm0©123,syslegacyclient<`O]l t,ypcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ƒ‚úúà�ûàûà8Š‚ƒ„…†�€(‘coremgmtmgmt-stickypipepmpclkaclk ¢disabledinterrupt-controller�ßpcie-ep@f8000000rockchip,rk3399-pcie-ep òýúûapb-basemem-base ÅÄG –aclkaclk-perfhclkpm²À8Š‚ƒ„…†�€(‘coremgmtmgmt-stickypipepmpclkaclk t,ypcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3Ê èdefaultö ¢disabledethernet@fe300000rockchip,rk3399-gmacòþ0© ,macirq8ighfjÕfM–stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macЉ ‘stmmaceth¢okay&¦6MinputZergmiièdefaultö n ~ ”'ÃP©*²!mmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshcòþ1@©@»ðÑ€ îMœ�–biuciuciu-driveciu-sampleÉŠy‘reset¢okay+ÔËúð€Þëü!èdefault ö"#$+wifi@1brcm,bcm4329-fmacò %© ,host-wakeèdefaultö&mmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshcòþ2@©A»ðÑ€&Í9 ë ÎLš›–biuciuciu-driveciu-sampleÉŠz‘reset¢okayÔNë` rèdefault ö'() }%†*mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1òþ3© “&N9 ëÂNð–clk_xinclk_ahbÛemmc_cardclockît+ yphy_arasan©¢okay»ðÑ€ÔºÉß—usb@fe380000 generic-ehciòþ8©ÈÉ,t-yusb¢okayusb@fe3a0000 generic-ohciòþ:©ÈÉ,t-yusb¢okayusb@fe3c0000 generic-ehciòþ<©ÊË.t/yusb¢okayusb@fe3e0000 generic-ohciòþ>© ÊË.t/yusb¢okaydebug@fe430000&arm,coresight-cpu-debugarm,primecellòþCM –apb_pclkâdebug@fe432000&arm,coresight-cpu-debugarm,primecellòþC M –apb_pclkâdebug@fe434000&arm,coresight-cpu-debugarm,primecellòþC@M –apb_pclkâdebug@fe436000&arm,coresight-cpu-debugarm,primecellòþC`M –apb_pclkâdebug@fe610000&arm,coresight-cpu-debugarm,primecellòþaL –apb_pclkâdebug@fe710000&arm,coresight-cpu-debugarm,primecellòþqL –apb_pclkâusb@fe800000rockchip,rk3399-dwc3+ƒ0�ƒöøôùG–ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkŠ% ‘usb3-otg¢okayã,usb@fe800000 snps,dwc3òþ€©i�öƒ–refbus_earlysuspendêhostt01yusb2-phyusb3-phy òutmi_wideû4Mn¢okayusb@fe900000rockchip,rk3399-dwc3+ƒ0‚„÷øôùG–ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkŠ& ‘usb3-otg¢okayusb@fe900000 snps,dwc3òþ�©n‚÷„–refbus_earlysuspendêhostt23yusb2-phyusb3-phy òutmi_wideû4Mn¢okaydp@fec00000rockchip,rk3399-cdn-dpòþÀ© &r¡9õá ë ru¡o–core-clkpclkspdifgrft45 ŠHJý‘spdifdptxapbcore� ¢disabledportsport+endpoint@0ò¡6ß§endpoint@1ò¡7ß¡interrupt-controller@fee00000 arm,gic-v3+ƒ�Pòþàþð ÿðÿñÿò© ßmsi-controller@fee20000arm,gic-v3-its±Àòþâßppi-partitionsinterrupt-partition-0Ëßinterrupt-partition-1Ëßsaradc@ff100000rockchip,rk3399-saradcòÿ©>ÔPe–saradcapb_pclkŠÔ ‘saradc-apb¢okayæ8crypto@ff8b0000rockchip,rk3399-cryptoòÿ‹@©ÐÒ…–hclk_masterhclk_slavesclkе®¯‘masterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-cryptoòÿ‹€@©‡ÑÓ†–hclk_masterhclk_slavesclkŠº¸¹‘masterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2còÿ&A9 ëÂAU –i2cpclk©;èdefaultö9+ ¢disabledi2c@ff120000rockchip,rk3399-i2còÿ&B9 ëÂBV –i2cpclk©#èdefaultö:+ ¢disabledi2c@ff130000rockchip,rk3399-i2còÿ&C9 ëÂCW –i2cpclk©"èdefaultö;+¢okayò ߯i2c@ff140000rockchip,rk3399-i2còÿ&D9 ëÂDX –i2cpclk©&èdefaultö<+ ¢disabledi2c@ff150000rockchip,rk3399-i2còÿ&E9 ëÂEY –i2cpclk©%èdefaultö=+ ¢disabledi2c@ff160000rockchip,rk3399-i2còÿ&F9 ëÂFZ –i2cpclk©$èdefaultö>+ ¢disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uartòÿQ`–baudclkapb_pclk©c!+èdefault ö?@A¢okaybluetoothbrcm,bcm4345c5B–lpo 8C L% ^% mã`èdefault öDEFwGƒ8serial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uartòÿRa–baudclkapb_pclk©b!+èdefaultöH ¢disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uartòÿSb–baudclkapb_pclk©d!+èdefaultöI¢okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uartòÿTc–baudclkapb_pclk©e!+èdefaultöJ ¢disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spiòÿG[–spiclkapb_pclk©D�K K •txrxèdefaultöLMNO+ ¢disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spiòÿH\–spiclkapb_pclk©5�K K •txrxèdefaultöPQRS+ ¢disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spiòÿI]–spiclkapb_pclk©4�KK•txrxèdefaultöTUVW+ ¢disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spiòÿJ^–spiclkapb_pclk©C�KK•txrxèdefaultöXYZ[+ ¢disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spiòÿ K_–spiclkapb_pclk©„�\\ •txrxèdefaultö]^_`+ ¢disabledthermal-zonescpu-thermalŸdµèÃatripscpu_alert0ÓpßÐípassiveßbcpu_alert1Ó$øßÐípassiveßccpu_critÓsßÐ ícriticalcooling-mapsmap0êbïÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1êcHïÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalŸdµèÃatripsgpu_alert0Ó$øßÐípassiveßdgpu_critÓsßÐ ícriticalcooling-mapsmap0êd ïeÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadcòÿ&©a&O9 q°Od–tsadcapb_pclkŠè ‘tsadc-apbþsèinitdefaultsleepöfgf)¢okay?Vßaqos@ffa58000rockchip,rk3399-qossysconòÿ¥€ ßoqos@ffa5c000rockchip,rk3399-qossysconòÿ¥À ßpqos@ffa60080rockchip,rk3399-qossysconòÿ¦€ qos@ffa60100rockchip,rk3399-qossysconòÿ¦ qos@ffa60180rockchip,rk3399-qossysconòÿ¦€ qos@ffa70000rockchip,rk3399-qossysconòÿ§ ßsqos@ffa70080rockchip,rk3399-qossysconòÿ§€ ßtqos@ffa74000rockchip,rk3399-qossysconòÿ§@ ßqqos@ffa76000rockchip,rk3399-qossysconòÿ§` ßrqos@ffa90000rockchip,rk3399-qossysconòÿ© ßuqos@ffa98000rockchip,rk3399-qossysconòÿ©€ ßhqos@ffaa0000rockchip,rk3399-qossysconòÿª ßvqos@ffaa0080rockchip,rk3399-qossysconòÿª€ ßwqos@ffaa8000rockchip,rk3399-qossysconòÿª€ ßxqos@ffaa8080rockchip,rk3399-qossysconòÿª€€ ßyqos@ffab0000rockchip,rk3399-qossysconòÿ« ßiqos@ffab0080rockchip,rk3399-qossysconòÿ«€ ßjqos@ffab8000rockchip,rk3399-qossysconòÿ«€ ßkqos@ffac0000rockchip,rk3399-qossysconòÿ¬ ßlqos@ffac0080rockchip,rk3399-qossysconòÿ¬€ ßmqos@ffac8000rockchip,rk3399-qossysconòÿ¬€ ßzqos@ffac8080rockchip,rk3399-qossysconòÿ¬€€ ß{qos@ffad0000rockchip,rk3399-qossysconòÿ­ ß|qos@ffad8080rockchip,rk3399-qossysconòÿ­€€ qos@ffae0000rockchip,rk3399-qossysconòÿ® ßnpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfdòÿ1power-controller!rockchip,rk3399-power-controllerq+ßpower-domain@34ò"áÝ…hqpower-domain@33ò!Üå…ijqpower-domain@31òëê…kqpower-domain@32ò  í쟞…lmqpower-domain@35ò#Ð…nqpower-domain@25òlqpower-domain@23òð…oqpower-domain@22òÕf…pqpower-domain@27òÎL…qqpower-domain@28òî…rqpower-domain@8ò~}qpower-domain@9ò €qpower-domain@24òô…stqpower-domain@15òq+power-domain@21òÞçr…uqpower-domain@19òåß…vwqpower-domain@20òæà…xyqpower-domain@16òq+power-domain@17òÙÙ…z{qpower-domain@18òÛÛ…|qsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfdòÿ2ßio-domains&rockchip,rk3399-pmu-io-voltage-domain¢okayŒ}spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spiòÿ5~~–spiclkapb_pclk©<èdefaultö€�‚+ ¢disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uartòÿ7~~"–baudclkapb_pclk©f!+èdefaultöƒ ¢disabledi2c@ff3c0000rockchip,rk3399-i2còÿ<&~ 9 ëÂ~ ~ –i2cpclk©9èdefaultö„+¢okay ò´Ë€pmic@20rockchip,rk809ò  …©î–mclkYÛrk808-clkout1rk808-clkout2èdefaultö†‡›�¼ʈÖˆâˆîˆú‰ ‰ ˆ G *ˆßBregulatorsDCDC_REG1 6 J \ q° t™p Œ £vdd_centerregulator-state-mem ² Ë » DCDC_REG2 6 J \ q° t™p çq Œ £vdd_cpu_lß regulator-state-mem ²DCDC_REG3 6 J £vcc_ddr Œregulator-state-mem üDCDC_REG4 6 J \2Z  t2Z  Œ £vcc3v3_sysßGregulator-state-mem ü Ë2Z DCDC_REG5 6 J \2Z  t2Z  £vcc_buck5_s3߉regulator-state-mem ü Ë2Z LDO_REG1 6 J \ »  t »  £vcc_0v9_s3regulator-state-mem ²LDO_REG2 6 J \w@ tw@ £vcc_1v8_s3ß8regulator-state-mem ü Ëw@LDO_REG3 6 J \ »  t »  £vcc_0v9_s0ß®regulator-state-mem ü Ë » LDO_REG4 6 J \w@ tw@ £vcc_1v8_s0ß•regulator-state-mem ²LDO_REG5 6 J \-ÆÀ t-ÆÀ £vcc_mipiregulator-state-mem ²LDO_REG6 6 J \ã` tã` £vcc_1v5_s0regulator-state-mem ²LDO_REG7 6 J \-ÆÀ t-ÆÀ £vcc_3v0_s0ß}regulator-state-mem ²LDO_REG8 6 J \w@ t2Z  £vcc_sdio_s0ß*regulator-state-mem ²LDO_REG9 6 J \2Z  t2Z  £vcc_camregulator-state-mem ²SWITCH_REG1 6 J £vcc5v0_host0_s0ßÉregulator-state-mem üSWITCH_REG2 6 J £lcd_3v3regulator-state-mem ²regulator@40silergy,syr827ò@  1fan53555-regöŠ F… £vdd_cpu_b \ ß4 tã` çè 6 J Qˆßregulator-state-mem ²regulator@41silergy,syr828òA  1fan53555-regö‹ F… £vdd_gpu \ ß4 tã` çè 6 J Qˆ Œß»regulator-state-mem ²i2c@ff3d0000rockchip,rk3399-i2còÿ=&~ 9 ëÂ~ ~ –i2cpclk©8èdefaultöŒ+ ¢disabledi2c@ff3e0000rockchip,rk3399-i2còÿ>&~ 9 ëÂ~ ~ –i2cpclk©:èdefaultö�+ ¢disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwmòÿB \èdefaultöŽ~ ¢disabledpwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwmòÿB \èdefaultö�~ ¢disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwmòÿB  \èdefaultö�~ ¢disabledpwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwmòÿB0 \èdefaultö‘~ ¢disableddfi@ff630000òÿc@rockchip,rk3399-dfiz©ƒy –pclk_ddr_monßvideo-codec@ff650000rockchip,rk3399-vpuòÿe ©rq ,vepuvdpuëê –aclkhclk g’iommu@ff650800rockchip,iommuòÿe@©sëê –aclkiface nß’video-codec@ff660000rockchip,rk3399-vdecòÿf€©t í쟞–axiahbcabaccore g“ iommu@ff660480rockchip,iommu òÿf€@ÿfÀ@©uíì –aclkiface  nß“iommu@ff670800rockchip,iommuòÿg@©*áÝ –aclkiface n ¢disabledrga@ff680000rockchip,rk3399-rgaòÿh©7Üåm–aclkhclksclkŠjgi ‘coreaxiahb!efuse@ff690000rockchip,rk3399-efuseòÿi€+} –pclk_efusecpu-id@7òcpu-leakage@17ògpu-leakage@18òcenter-leakage@19òcpu-leakage@1aòlogic-leakage@1bòwafer-info@1còdma-controller@ff6d0000arm,pl330arm,primecellòÿm@ © { †Ó –apb_pclkß\dma-controller@ff6e0000arm,pl330arm,primecellòÿn@ © { †Ô –apb_pclkßKclock-controller@ff750000rockchip,rk3399-pmucruòÿu”–xin24mî �&~9(Jñß~clock-controller@ff760000rockchip,rk3399-cruòÿv”–xin24mî �ˆ&ÀÀ@ÂÁBÉÂCãÞxíD9#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂׄßsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfdòÿw+ßio-domains"rockchip,rk3399-io-voltage-domain¢okay ª• ·} Ä} Ô*mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0w¥o–dphy-refdphy-cfggrf á ¢disabledß©usb2phy@e450rockchip,rk3399-usb2phyòäP{–phyclkîÛclk_usbphy0_480m¢okayß,host-port á© ,linestate¢okayZ–ß-otg-port á0©ghj,otg-bvalidotg-idlinestate¢okayß0usb2phy@e460rockchip,rk3399-usb2phyòä`|–phyclkîÛclk_usbphy1_480m¢okayß.host-port á© ,linestate¢okayZ–ß/otg-port á0©lmo,otg-bvalidotg-idlinestate¢okayß2phy@f780rockchip,rk3399-emmc-phyò÷€$—–emmcclk ì2 á¢okay ß+pcie-phyrockchip,rk3399-pcie-phyŠ–refclk ኇ‘phy ¢disabledßphy@ff7c0000rockchip,rk3399-typec-phyòÿ|~}–tcpdcoretcpdphy-ref&~9úð€Š•”L‘uphyuphy-pipeuphy-tcphy¢okaydp-port áß4usb3-port áß1phy@ff800000rockchip,rk3399-typec-phyòÿ€€–tcpdcoretcpdphy-ref&€9úð€ Š�œM‘uphyuphy-pipeuphy-tcphy¢okaydp-port áß5usb3-port áß3watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdtòÿ„€|©xrktimer@ff850000rockchip,rk3399-timeròÿ…©QhZ –pclktimerspdif@ff870000rockchip,rk3399-spdifòÿ‡©B�\•tx –mclkhclkU×èdefaultö˜� ¢disabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2sòÿˆ©'�\\•txrx–i2s_clki2s_hclkVÔèbclk_onbclk_offö™š�¢okayßÅi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2sòÿ‰©(�\\•txrx–i2s_clki2s_hclkWÕèdefaultö›� ¢disabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2sòÿŠ©)�\\•txrx–i2s_clki2s_hclkXÖ�¢okay߬vop@ff8f0000rockchip,rk3399-vop-lit òÿ� ÿ� ©w&ÛÛ9ׄõáÛµÛ–aclk_vopdclk_vophclk_vop gœŠ ‘axiahbdclk¢okayport+ßendpoint@0ò¡�ß´endpoint@1ò¡žß¹endpoint@2ò¡Ÿß²endpoint@3ò¡ ß¶endpoint@4ò¡¡ß7iommu@ff8f3f00rockchip,iommuòÿ�?©wÛÛ –aclkiface n¢okayßœvop@ff900000rockchip,rk3399-vop-big òÿ� ÿ� ©v&ÙÙ9ׄõáٴٖaclk_vopdclk_vophclk_vop g¢Š ‘axiahbdclk¢okayport+ßendpoint@0ò¡£߸endpoint@1ò¡¤ß³endpoint@2ò¡¥ß±endpoint@3ò¡¦ßµendpoint@4ò¡§ß6iommu@ff903f00rockchip,iommuòÿ�?©vÙÙ –aclkiface n¢okayߢisp0@ff910000rockchip,rk3399-cif-ispòÿ‘@©+néã–ispaclkhclk g¨t©ydphy ¢disabledports+port@0ò+iommu@ff914000rockchip,iommu òÿ‘@ÿ‘P©+éã –aclkiface n ߨisp1@ff920000rockchip,rk3399-cif-ispòÿ’@©,oêä–ispaclkhclk gªt«ydphy ¢disabledports+port@0ò+iommu@ff924000rockchip,iommu òÿ’@ÿ’P©,êä –aclkiface n ߪhdmi-soundsimple-audio-card ;i2s T nhdmi-sound¢okaysimple-audio-card,cpu …¬simple-audio-card,codec …­hdmi@ff940000rockchip,rk3399-dw-hdmiòÿ”+©(tqpo–iahbisfrcecgrfref�¢okay �® Ÿ• ¯¯èdefaultö°ß­ports+port@0ò+endpoint@0ò¡±ߥendpoint@1ò¡²ߟport@1òdsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsiòÿ–€©- ¢p£o–refpclkphy_cfggrfŠû‘apb+ ¢disabledports+port@0ò+endpoint@0ò¡³ߤendpoint@1ò¡´ß�port@1òdsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsiòÿ–€€©. ¢q¤o–refpclkphy_cfggrfŠü‘apb+ á ¢disabledß«ports+port@0ò+endpoint@0ò¡µߦendpoint@1ò¡¶ß port@1òdp@ff970000rockchip,rk3399-edpòÿ—€© jlo –dppclkgrfèdefaultö·Š‘dp ¢disabledports+port@0ò+endpoint@0ò¡¸ߣendpoint@1ò¡¹ßžport@1ògpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860òÿš0© ,jobmmugpuÐ- P#¢okayÀº »»ßepinctrlrockchip,rk3399-pinctrlz+ƒgpio@ff720000rockchip,gpio-bankòÿr~© Ç ×�ß%gpio@ff730000rockchip,gpio-bankòÿs~© Ç ×�ß…gpio@ff780000rockchip,gpio-bankòÿxP© Ç ×�ßCgpio@ff788000rockchip,gpio-bankòÿx€Q© Ç ×�ß gpio@ff790000rockchip,gpio-bankòÿyR© Ç ×�pcfg-pull-up ãß¿pcfg-pull-down ðßÂpcfg-pull-none ÿß¼pcfg-pull-none-12ma ÿ ß¾pcfg-pull-none-13ma ÿ ß½pcfg-pull-none-18ma ÿ ßÁpcfg-pull-none-20ma ÿ pcfg-pull-up-2ma ã pcfg-pull-up-8ma ã ßÀpcfg-pull-up-18ma ã pcfg-pull-up-20ma ã pcfg-pull-down-4ma ð pcfg-pull-down-8ma ð pcfg-pull-down-12ma ð pcfg-pull-down-18ma ð pcfg-pull-down-20ma ð pcfg-output-high pcfg-output-low 'pcfg-input-enable 2pcfg-input-pull-up 2 ãpcfg-input-pull-down 2 ðclockclk-32k ?¼cifcif-clkin ? ¼cif-clkouta ? ¼edpedp-hpd ?¼ß·gmacrgmii-pinsð ?½¼ ¼ ½ ¼ ¼¼¼¼½½¼¼½½ßrmii-pins  ? ¼ ½ ¼ ¼ ¼¼¼¼½½i2c0i2c0-xfer ?¼¼ß„i2c1i2c1-xfer ?¼¼ß9i2c2i2c2-xfer ?¾¾ß:i2c3i2c3-xfer ?¼¼ß;i2c4i2c4-xfer ? ¼ ¼ߌi2c5i2c5-xfer ? ¼ ¼ß<i2c6i2c6-xfer ? ¼ ¼ß=i2c7i2c7-xfer ?¼¼ß>i2c8i2c8-xfer ?¼¼ß�i2s0i2s0-2ch-bus` ?¼¼¼¼¼¼i2s0-2ch-bus-bclk-off` ?¼¼¼¼¼¼i2s0-8ch-bus@ ?¼¼¼¼ß™i2s0-8ch-bus-bclk-off@ ?¼¼¼¼ßši2s-8ch-mclk ?¼߇i2s1i2s1-2ch-busP ?¼¼¼¼¼ß›i2s1-2ch-bus-bclk-offP ?¼¼¼¼¼sdio0sdio0-bus1 ?¿sdio0-bus4@ ?¿¿¿¿ß"sdio0-cmd ?¿ß#sdio0-clk ?¼ß$sdio0-cd ?¿sdio0-pwr ?¿sdio0-bkpwr ?¿sdio0-wp ?¿sdio0-int ?¿sdmmcsdmmc-bus1 ?¿sdmmc-bus4@ ?À À À Àß)sdmmc-clk ? Áß'sdmmc-cmd ? Àß(sdmmc-cd ?¿sdmmc-wp ?¿suspendap-pwroff ?¼ddrio-pwroff ?¼spdifspdif-bus ?¼ߘspdif-bus-1 ?¼spi0spi0-clk ?¿ßLspi0-cs0 ?¿ßOspi0-cs1 ?¿spi0-tx ?¿ßMspi0-rx ?¿ßNspi1spi1-clk ? ¿ßPspi1-cs0 ? ¿ßSspi1-rx ?¿ßRspi1-tx ?¿ßQspi2spi2-clk ? ¿ßTspi2-cs0 ? ¿ßWspi2-rx ? ¿ßVspi2-tx ? ¿ßUspi3spi3-clk ?¿ßspi3-cs0 ?¿ß‚spi3-rx ?¿ß�spi3-tx ?¿߀spi4spi4-clk ?¿ßXspi4-cs0 ?¿ß[spi4-rx ?¿ßZspi4-tx ?¿ßYspi5spi5-clk ?¿ß]spi5-cs0 ?¿ß`spi5-rx ?¿ß_spi5-tx ?¿ß^testclktest-clkout0 ?¼test-clkout1 ?¼test-clkout2 ?¼tsadcotp-pin ?¼ßfotp-out ?¼ßguart0uart0-xfer ?¿¼ß?uart0-cts ?¼ß@uart0-rts ?¼ßAuart1uart1-xfer ? ¿ ¼ßHuart2auart2a-xfer ?¿ ¼uart2buart2b-xfer ?¿¼uart2cuart2c-xfer ?¿¼ßIuart3uart3-xfer ?¿¼ßJuart3-cts ?¼uart3-rts ?¼uart4uart4-xfer ?¿¼߃uarthdcpuarthdcp-xfer ?¿¼pwm0pwm0-pin ?¼ߎpwm0-pin-pull-down ?Âvop0-pwm-pin ?¼vop1-pwm-pin ?¼pwm1pwm1-pin ?¼ß�pwm1-pin-pull-down ?Âpwm2pwm2-pin ?¼ß�pwm2-pin-pull-down ?Âpwm3apwm3a-pin ?¼ß‘pwm3bpwm3b-pin ?¼hdmihdmi-i2c-xfer ?¼¼hdmi-cec ?¼ß°pciepci-clkreqn-cpm ?¼pci-clkreqnb-cpm ?¼ßbtbt-enable-h ? ¼ßFbt-host-wake-l ?¼ßDbt-wake-l ?¼ßEledsuser-led1 ?¼ßÃuser-led2 ?¼ßÄpmicpmic-int-l ?¿߆vsel1-gpio ?Âߊvsel2-gpio ?Âß‹usb-typecvcc5v0-typec-en ?¿ßÊusb2vcc5v0-host-en ?¿ßÈwifiwifi-enable-h ? ¼߯wifi-host-wake-l ?¼ß&opp-table-0operating-points-v2 Mß opp00 XQ– _ Yø YøÐ mœ@opp01 X#ÃF _ Yø YøÐopp02 X0£, _ »  » Ðopp03 X<Ü _à˜à˜Ðopp-table-1operating-points-v2 Mßopp00 XQ– _ Yø YøÐ mœ@opp01 X#ÃF _ Yø YøÐopp02 X0£, _ Yø YøÐopp03 X<Ü _HHÐopp04 XG†Œ _B@B@Ðopp05 XTfr _g8g8Ðopp06 XZJ _Œ0Œ0Ðopp-table-2operating-points-v2ߺopp00 X ë _ Yø YøŒ0opp01 Xᣠ_ Yø YøŒ0opp02 Xׄ _ Yø YøŒ0opp03 X#ÃF _à˜à˜Œ0chosen ~serial2:1500000n8external-gmac-clock fixed-clockËsY@ Ûclkin_gmacîßleds gpio-ledsèdefaultöÃÄled-0 Špower “ €  ™default-onled-1 Šstatus “ €  ™heartbeatrk809-soundsimple-audio-card ;i2s nAnalog RK809 Tsimple-audio-card,cpu …Åsimple-audio-card,codec …Bsdio-pwrseqmmc-pwrseq-simpleB –ext_clockèdefaultöÆ ¯% ß!vcc-3v3-regulatorregulator-fixed £vcc_3v3 6 J \2Z  t2Z  QGßÇvcc3v3-phy1-regulatorregulator-fixed £vcc3v3_phy1 6 J \2Z  t2Z  QÇßvcc5v0-host-regulatorregulator-fixed » y èdefaultöÈ £vcc5v0_host1 6 J QÉß–vcc5v0-sys-regulatorregulator-fixed £vcc5v0_sys 6 J \LK@ tLK@߈vcc5v0-typec-regulatorregulator-fixed » y…èdefaultöÊ £vcc5v0_typec 6 J Qˆvdd-log-regulatorregulator-fixed £vdd_log 6 J \~ð t~ð Qˆ compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4spi0spi1spi2spi3spi4spi5ethernet0mmc0mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandleduration-usexit-latency-uscache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesinterrupt-controllermax-functionsnum-lanesrockchip,max-outbound-regionspinctrl-namespinctrl-0power-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sdio-irqcap-sd-highspeedkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeedcard-detect-delaydisable-wpcd-gpiosvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobeextcondr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supplydmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-nameregulator-off-in-suspendregulator-suspend-microvoltregulator-ramp-delayregulator-on-in-suspendfcs,suspend-voltage-selectorregulator-compatiblevsel-gpiosvin-supply#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsaudio-supplybt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,enable-strobe-pulldownrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiavdd-0v9-supplyavdd-1v8-supplyddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathfunctioncolorlinux,default-triggerreset-gpiosenable-active-high