Ð þís›8kÜ(¿k¤'tsd,rk3368-lion-haikourockchip,rk3368 +'7Theobroma Systems RK3368-uQ7 Baseboardaliases=/pinctrl/gpio@ff750000C/pinctrl/gpio@ff780000I/pinctrl/gpio@ff790000O/pinctrl/gpio@ff7a0000U/i2c@ff650000Z/i2c@ff660000_/i2c@ff140000d/i2c@ff150000i/i2c@ff160000n/i2c@ff170000s/serial@ff180000{/serial@ff190000ƒ/serial@ff690000‹/serial@ff1b0000“/serial@ff1c0000›/spi@ff110000 /spi@ff120000¥/spi@ff130000ª/ethernet@ff290000´/mmc@ff0f0000¹/mmc@ff0c0000cpus+cpu-mapcluster0core0¾core1¾core2¾core3¾cluster1core0¾core1¾core2¾core3¾ cpu@0Âcpuarm,cortex-a53ÎÒpsciàï úcpu@1Âcpuarm,cortex-a53ÎÒpsciàï úcpu@2Âcpuarm,cortex-a53ÎÒpsciàï úcpu@3Âcpuarm,cortex-a53ÎÒpsciàï ú cpu@100Âcpuarm,cortex-a53ÎÒpsciàï úcpu@101Âcpuarm,cortex-a53ÎÒpsciàï úcpu@102Âcpuarm,cortex-a53ÎÒpsciàï úcpu@103Âcpuarm,cortex-a53ÎÒpsciàï úarm-pmuarm,cortex-a53-pmu`pqrstuvw   psci arm,psci-0.2Ùsmctimerarm,armv8-timer0 ÿÿ ÿ ÿoscillator fixed-clock n60xin24mCúJmmc@ff0c00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÎÿ @P}x@ ^ È D r vebiuciuciu-driveciu-sampleq  | €ƒreset�okay– ² à Ì×default å ïZ mmc@ff0d00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÎÿ @PðÑ€ ^ É E s webiuciuciu-driveciu-sampleq !| �ƒreset �disabledmmc@ff0f00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÎÿ@PðÑ€ ^ Ë G u yebiuciuciu-driveciu-sampleq #| ƒƒreset�okay– ðÑ€( 6×default åsaradc@ff100000rockchip,saradcÎÿ $C^ I [esaradcapb_pclk| W ƒsaradc-apb �disabledspi@ff110000(rockchip,rk3368-spirockchip,rk3066-spiÎÿ^ A Respiclkapb_pclk ,×defaultå+ �disabledspi@ff120000(rockchip,rk3368-spirockchip,rk3066-spiÎÿ^ B Sespiclkapb_pclk -×defaultå+�okayflash@0jedec,spi-norÎUúð€spi@ff130000(rockchip,rk3368-spirockchip,rk3066-spiÎÿ^ C Tespiclkapb_pclk )×defaultå !+�okayg i2c@ff140000(rockchip,rk3368-i2crockchip,rk3288-i2cÎÿ >+ei2c^ N×defaultå"�okayúVi2c@ff150000(rockchip,rk3368-i2crockchip,rk3288-i2cÎÿ ?+ei2c^ O×defaultå# �disabledi2c@ff160000(rockchip,rk3368-i2crockchip,rk3288-i2cÎÿ @+ei2c^ P×defaultå$ �disabledi2c@ff170000(rockchip,rk3368-i2crockchip,rk3288-i2cÎÿ A+ei2c^ Q×defaultå% �disabledserial@ff180000&rockchip,rk3368-uartsnps,dw-apb-uartÎÿ n6^ M Uebaudclkapb_pclk 7pz�okay×default å&'(serial@ff190000&rockchip,rk3368-uartsnps,dw-apb-uartÎÿ n6^ N Vebaudclkapb_pclk 8pz �disabledserial@ff1b0000&rockchip,rk3368-uartsnps,dw-apb-uartÎÿ n6^ P Xebaudclkapb_pclk :pz�okayserial@ff1c0000&rockchip,rk3368-uartsnps,dw-apb-uartÎÿ n6^ Q Yebaudclkapb_pclk ;pz �disableddma-controller@ff250000arm,pl330arm,primecellÎÿ%@‡’­^ à eapb_pclkthermal-zonescpu-thermalÄdÚˆè)tripscpu_alert0ø$øÐÉpassiveú*cpu_alert1ø8€ÐÉpassiveú+cpu_critøsÐ Écriticalcooling-mapsmap0*0ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1+0ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermalÄdÚˆè)tripsgpu_alert0ø8€ÐÉpassiveú,gpu_critøÁ8Ð Écriticalcooling-mapsmap0,0ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3368-tsadcÎÿ( %^ H Zetsadcapb_pclk| Ÿ ƒtsadc-apb×initdefaultsleepå-#.--7Ms �disabledú)ethernet@ff290000rockchip,rk3368-gmacÎÿ) dmacirqt/8^  f g c € Å ]Mestmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac�okay� ‘0¨inputµÀrgmii×defaultå1É ß'ÃP ô2  usb@ff500000 generic-ehciÎÿP ^ Â�okayusb@ff5800002rockchip,rk3368-usbrockchip,rk3066-usbsnps,dwc2ÎÿX ^ Áeotgotg0?€€@@ �okaydma-controller@ff600000arm,pl330arm,primecellÎÿ`@‡’­^  eapb_pclkúKi2c@ff650000(rockchip,rk3368-i2crockchip,rk3288-i2cÎÿe^ Lei2c <×defaultå3+�okaypmic@1brockchip,rk808Î 40xin32krk808-clkout2C×defaultå56No7{7‡7“7Ÿ7«7·7Ã7Ï7Ü7é7regulatorsDCDC_REG1övdd_cpu ®`ã`5Iú DCDC_REG2övdd_log ®`ã`5IDCDC_REG3övcc_ddr5IDCDC_REG4 övcc33_io2Z 2Z 5IúLDO_REG2 övcc33_video2Z 2Z 5ILDO_REG3 övdd10_pllB@B@5ILDO_REG6 övdd10_videoB@B@5ILDO_REG75Iw@w@övcc_18úLDO_REG8 övcc18_videow@w@5Ii2c@ff660000(rockchip,rk3368-i2crockchip,rk3288-i2cÎÿf =+ei2c^ M×defaultå8�okayúTpwm@ff680000(rockchip,rk3368-pwmrockchip,rk3288-pwmÎÿh[×defaultå9^ _ �disabledpwm@ff680010(rockchip,rk3368-pwmrockchip,rk3288-pwmÎÿh[×defaultå:^ _ �disabledpwm@ff680020(rockchip,rk3368-pwmrockchip,rk3288-pwmÎÿh [^ _ �disabledpwm@ff680030(rockchip,rk3368-pwmrockchip,rk3288-pwmÎÿh0[×defaultå;^ _ �disabledserial@ff690000&rockchip,rk3368-uartsnps,dw-apb-uartÎÿi^ O Webaudclkapb_pclk 9×defaultå<pz �disabledmbox@ff6b0000rockchip,rk3368-mailboxÎÿk0’“”•^ E epclk_mailboxf �disabledpower-management@ff730000&rockchip,rk3368-pmusysconsimple-mfdÎÿspower-controller!rockchip,rk3368-power-controllerr+úNpower-domain@12Î ð^ Ê Í Ì È Æ Ç ¾ Ô Õ Ö Ù Ñ Û c h g n o r s f d d h i l k j n m$†=>?@ABCDErpower-domain@14Î ^ Ð Ü o p †FGHrpower-domain@16Î^ Á À @†Irsyscon@ff738000)rockchip,rk3368-pmugrfsysconsimple-mfdÎÿs€úOio-domains&rockchip,rk3368-pmu-io-voltage-domain�okay�˜reboot-modesyscon-reboot-mode£ªRBöRBÃÄRBà ÔRBÃclock-controller@ff760000rockchip,rk3368-cruÎÿv^Jexin24mt/Càú syscon@ff770000&rockchip,rk3368-grfsysconsimple-mfdÎÿwú/io-domains"rockchip,rk3368-io-voltage-domain�okayíú!1?watchdog@ff800000 rockchip,rk3368-wdtsnps,dw-wdtÎÿ€^ p O�okaytimer@ff810000,rockchip,rk3368-timerrockchip,rk3288-timerÎÿ�  B^ a U epclktimerspdif@ff880000rockchip,rk3368-spdifÎÿˆ 6^ S Ð emclkhclkKKPtx×defaultåLZ �disabledi2s-2ch@ff890000(rockchip,rk3368-i2srockchip,rk3066-i2sÎÿ‰ (ei2s_clki2s_hclk^ T ÎKKKPtxrxZ �disabledi2s-8ch@ff898000(rockchip,rk3368-i2srockchip,rk3066-i2sÎÿ‰€ 5ei2s_clki2s_hclk^ R ÏKKKPtxrx×defaultåMZ �disablediommu@ff900800rockchip,iommuÎÿ� ^ Ê Ô eaclkifacekN y �disablediommu@ff914000rockchip,iommu Îÿ‘@ÿ‘P ^ Í Õ eaclkifaceykN † �disablediommu@ff930300rockchip,iommuÎÿ“ ^ Æ Ñ eaclkifacekN y �disablediommu@ff9a0440rockchip,iommu Îÿš@@ÿš€@  ^ Ð Ü eaclkifacey �disablediommu@ff9a0800rockchip,iommuÎÿš  ^ Ð Ü eaclkifacey �disabledqos@ffad0000rockchip,rk3368-qossysconÎÿ­ ú=qos@ffad0080rockchip,rk3368-qossysconÎÿ­€ ú>qos@ffad0100rockchip,rk3368-qossysconÎÿ­ ú?qos@ffad0180rockchip,rk3368-qossysconÎÿ­€ ú@qos@ffad0200rockchip,rk3368-qossysconÎÿ­ úAqos@ffad0280rockchip,rk3368-qossysconÎÿ­€ úBqos@ffad0300rockchip,rk3368-qossysconÎÿ­ úCqos@ffad0380rockchip,rk3368-qossysconÎÿ­€ úDqos@ffad0400rockchip,rk3368-qossysconÎÿ­ úEqos@ffae0000rockchip,rk3368-qossysconÎÿ® úFqos@ffae0100rockchip,rk3368-qossysconÎÿ® úGqos@ffae0180rockchip,rk3368-qossysconÎÿ®€ úHqos@ffaf0000rockchip,rk3368-qossysconÎÿ¯ úIefuse@ffb00000rockchip,rk3368-efuseÎÿ° +^ q epclk_efusecpu-leakage@17Îtemp-adjust@1fÎinterrupt-controller@ffb71000 arm,gic-400¡¶@Îÿ·ÿ· ÿ·@ ÿ·`   ÿúpinctrlrockchip,rk3368-pinctrlt/ÇO+Ô×defaultåPgpio@ff750000rockchip,gpio-bankÎÿu^ @ QÛë¡¶ú4gpio@ff780000rockchip,gpio-bankÎÿx^ A RÛë¡¶úUgpio@ff790000rockchip,gpio-bankÎÿy^ B SÛë¡¶ú gpio@ff7a0000rockchip,gpio-bankÎÿz^ C TÛë¡¶ú2pcfg-pull-up÷úRpcfg-pull-downpcfg-pull-noneúQpcfg-pull-none-12ma úSemmcemmc-clk/Qúemmc-cmd/Rúemmc-pwr/Remmc-bus1/Remmc-bus4@/RRRRemmc-bus8€/RRRRRRRRúgmacrgmii-pinsð/QQQS S SSS SQQQQQQú1rmii-pins /QQQS S SQQQQi2c0i2c0-xfer /QQú3i2c1i2c1-xfer /QQú8i2c2i2c2-xfer / QQú"i2c3i2c3-xfer /QQú#i2c4i2c4-xfer /QQú$i2c5i2c5-xfer /QQú%i2si2s-8ch-bus�/ Q QQQQQQQQúMpwm0pwm0-pin/Qú9pwm1pwm1-pin/Qú:pwm3pwm3-pin/Qú;sdio0sdio0-bus1/Rsdio0-bus4@/RRRRsdio0-cmd/Rsdio0-clk/Qsdio0-cd/Rsdio0-wp/Rsdio0-pwr/Rsdio0-bkpwr/Rsdio0-int/Rsdmmcsdmmc-clk/ Qú sdmmc-cmd/ Rúsdmmc-cd/ Rsdmmc-bus1/Rsdmmc-bus4@/RRRRúsdmmc-cd-pin/ Qspdifspdif-tx/QúLspi0spi0-clk/Rúspi0-cs0/Rúspi0-cs1/Rspi0-tx/Rúspi0-rx/Rúspi1spi1-clk/Rúspi1-cs0/Rúspi1-cs1/Rspi1-rx/Rúspi1-tx/Rúspi2spi2-clk/ Rúspi2-cs0/ Rú!spi2-rx/ Rú spi2-tx/ Rútsadcotp-pin/Qú-otp-out/Qú.uart0uart0-xfer /RQú&uart0-cts/Qú'uart0-rts/Qú(uart1uart1-xfer /RQuart1-cts/Quart1-rts/Quart2uart2-xfer /RQú<uart3uart3-xfer /RQuart3-cts/Quart3-rts/Quart4uart4-xfer /RQuart4-cts/Quart4-rts/Qledsmodule-led-pins / QQúWsd-card-led-pin/QúXpmicpmic-int-l/Rú5pmic-sleep/Qú6hoghaikou-pin-hog@/RRRRúPusb_otgotg-vbus-drv/QúZchosen=serial0:115200n8gmac-clk fixed-clock sY@ 0ext_gmacCú0i2cmux1 i2c-mux-gpio+IT TUi2c@0Î+i2c@1Î+i2cmux2 i2c-mux-gpio+IV TU i2c@0Î+fan@18 ti,amc6821Îrtc@6f isil,isl1208Îoeeprom@50 atmel,24c01^ÎPi2c@1Î+leds gpio-leds×defaultåWXled-1 gmodule_led1 Æ  mheartbeatƒled-2 gmodule_led2 Æ2“offled-3 gsd_card_led Æ4mmmc0vcc-sys-regulatorregulator-fixedövcc_sysLK@LK@5Iú7dc-12vregulator-fixedödc_12v5I··úYvcc3v3-baseboardregulator-fixedövcc3v3_baseboard5I2Z 2Z ¡Yúvcc5v0-otg-regulatorregulator-fixed¬ ÿ4×defaultåZ övcc5v0_otg5 compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2ethernet0mmc0mmc1cpudevice_typeregenable-method#cooling-cellscpu-supplyphandleinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsmax-frequencyclocksclock-namesfifo-depthresetsreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcd-gpiosdisable-wppinctrl-namespinctrl-0rockchip,default-sample-phasevmmc-supplymmc-hs200-1_8vnon-removablevqmmc-supply#io-channel-cellsspi-max-frequencycs-gpiosreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-tempinterrupt-namesrockchip,grfassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delaydr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-on#pwm-cells#mbox-cells#power-domain-cellspm_qospmu-supplyvop-supplyoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsaudio-supplydvp-supplyflash0-supplygpio30-supplygpio1830-supplysdcard-supplywifi-supplydmasdma-names#sound-dai-cellspower-domains#iommu-cellsrockchip,disable-mmu-resetinterrupt-controller#interrupt-cellsrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsstdout-pathi2c-parentmux-gpiospagesizelabellinux,default-triggerpanic-indicatordefault-statevin-supplyenable-active-high