Ð þí�I8…8( … zkmagic,a95x-z2rockchip,rk3318 +7A95X Z2aliases=/pinctrl/gpio@ff210000C/pinctrl/gpio@ff220000I/pinctrl/gpio@ff230000O/pinctrl/gpio@ff240000U/serial@ff110000]/serial@ff120000e/serial@ff130000m/i2c@ff150000r/i2c@ff160000w/i2c@ff170000|/i2c@ff180000�/ethernet@ff550000‹/mmc@ff500000�/mmc@ff510000•/mmc@ff520000cpus+cpu@0šcpuarm,cortex-a53¦ª±ÀÐxêpsciø €@+8€E@W€du€ cpu@1šcpuarm,cortex-a53¦ª±ÀÐxêpsciø €@+8€E@W€du€ cpu@2šcpuarm,cortex-a53¦ª±ÀÐxêpsciø €@+8€E@W€du€ cpu@3šcpuarm,cortex-a53¦ª±ÀÐxêpsciø €@+8€E@W€du€ idle-statesˆpscicpu-sleeparm,idle-state•¦½xÎúÞ„€l2-cachecacheïû@-€opp-table-0operating-points-v2 €opp-408000000Q–~ð)œ@:opp-600000000#ÃF~ð)œ@opp-8160000000£,B@)œ@opp-1008000000<ÜÈà)œ@opp-1200000000G†Œ±()œ@ Fdisabledopp-1296000000M?dÖ )œ@ Fdisabledanalog-soundsimple-audio-cardMi2sf€AnalogFokaysimple-audio-card,cpu—simple-audio-card,codec—arm-pmuarm,cortex-a53-pmu0¡defg¬ display-subsystemrockchip,display-subsystem¿ hdmi-soundsimple-audio-cardMi2sf€€HDMIFokaysimple-audio-card,cpu—simple-audio-card,codec—psciarm,psci-1.0arm,psci-0.2ñsmctimerarm,armv8-timer0¡   xin24m fixed-clockÅÒn6âxin24m€@i2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s¦ÿ ¡ª)7õi2s_clki2s_hclk  txrxFokay€i2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s¦ÿ ¡ª*8õi2s_clki2s_hclktxrxFokay€i2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s¦ÿ ¡ª+9õi2s_clki2s_hclktxrx Fdisabledspdif@ff030000rockchip,rk3328-spdif¦ÿ ¡ª.: õmclkhclk tx!default/Fokay€gpdm@ff040000 rockchip,pdm¦ÿª=Rõpdm_clkpdm_hclkrx!defaultsleep/9 Fdisabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd¦ÿ€4io-domains"rockchip,rk3328-io-voltage-domainFokayCP^lzˆ–gpiorockchip,rk3328-grf-gpio¤´power-controller!rockchip,rk3328-power-controllerÀ+€7power-domain@6¦ªDÀpower-domain@5¦ ª‹BABÀpower-domain@8¦ª�FÀreboot-modesyscon-reboot-modeÔÈÛRBÃçRBÃõRBà RBÃserial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart¦ÿ ¡7ª&Òõbaudclkapb_pclktxrx!default/Fokayserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart¦ÿ ¡8ª'Óõbaudclkapb_pclktxrx!default / !" Fdisabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart¦ÿ ¡9ª(Ôõbaudclkapb_pclktxrx!default/#Fokayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c¦ÿ ¡$+ª7Í õi2cpclk!default/$ Fdisabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c¦ÿ ¡%+ª8Î õi2cpclk!default/% Fdisabledi2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c¦ÿ ¡&+ª9Ï õi2cpclk!default/& Fdisabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c¦ÿ ¡'+ª:Ð õi2cpclk!default/' Fdisabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi¦ÿ ¡1+ª Ñõspiclkapb_pclk txrx!default/()*+ Fdisabledwatchdog@ff1a0000 rockchip,rk3328-wdtsnps,dw-wdt¦ÿ ¡(ªìpwm@ff1b0000rockchip,rk3328-pwm¦ÿª<Ö õpwmpclk!active/,(Fokay€lpwm@ff1b0010rockchip,rk3328-pwm¦ÿª<Ö õpwmpclk!active/-(Fokay€mpwm@ff1b0020rockchip,rk3328-pwm¦ÿ ª<Ö õpwmpclk!default/.( Fdisabledpwm@ff1b0030rockchip,rk3328-pwm¦ÿ0ª<Ö õpwmpclk!default//( Fdisableddma-controller@ff1f0000arm,pl330arm,primecell¦ÿ@¡3ª† õapb_pclkJ€thermal-zonessoc-thermalUkèyè‹0tripstrip-point0›_�§Ð¡passivetrip-point1›š(§Ð¡passive€1soc-crit›Á8§Ð ¡criticalcooling-mapsmap0²10· ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÆtsadc@ff250000rockchip,rk3328-tsadc¦ÿ% ¡:Ó$ãÃPª$Õõtsadcapb_pclk!initdefaultsleep/293ø2B  tsadc-apb4"ÔÀ9Fokay€0efuse@ff260000rockchip,rk3328-efuse¦ÿ&P+ª> õpclk_efuseO id@7¦cpu-leakage@17¦logic-leakage@19¦cpu-version@1a¦c€Aadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc¦ÿ( ¡Phª%êõsaradcapb_pclkV  saradc-apbFokayz€agpu@ff300000"rockchip,rk3328-maliarm,mali-450¦ÿ0T¡ZW]XY[\"†gpgpmmupppp0ppmmu0pp1ppmmu1ª‡‡ õbuscoref–5iommu@ff330200rockchip,iommu¦ÿ3 ¡`ª“Ý õaclkiface¢ Fdisablediommu@ff340800rockchip,iommu¦ÿ4@ ¡bª�F õaclkiface¢ Fdisabledvideo-codec@ff350000rockchip,rk3328-vpu¦ÿ5 ¡ †vdpuª�F õaclkhclk¯6¶7iommu@ff350800rockchip,iommu¦ÿ5@ ¡ ª�F õaclkiface¢¶7€6video-codec@ff360000*rockchip,rk3328-vdecrockchip,rk3399-vdec¦ÿ6€ ¡ ª‹BABõaxiahbcabaccoreÓ‹AB ãׄׄᣯ8¶7iommu@ff360480rockchip,iommu ¦ÿ6€@ÿ6À@ ¡Jª‹B õaclkiface¢¶7€8vop@ff370000rockchip,rk3328-vop¦ÿ7>ü ¡ ª‘x;õaclk_vopdclk_vophclk_vop…†‡  axiahbdclk¯9Fokayport+€ endpoint@0¦Ä:€?iommu@ff373f00rockchip,iommu¦ÿ7? ¡ ª‘; õaclkiface¢Fokay€9hdmi@ff3c0000rockchip,rk3328-dw-hdmi¦ÿ< ¡#ªçFõiahbisfrcecÔ;Ùhdmi!default /<=>4Fokay€ports+port@0¦endpointÄ?€:port@1¦codec@ff410000rockchip,rk3328-codec¦ÿAªë* õpclkmclk4Fokay€phy@ff430000rockchip,rk3328-hdmi-phy¦ÿC ¡Sªä@yõsysclkrefoclkrefpclk âhdmi_phyÅãA ïcpu-versionFokay€;clock-controller@ff440000(rockchip,rk3328-crurockchip,crusyscon¦ÿD4Å øÓx=&'(ˆ‰Ž…ƒŠŒ�ABDC"\5ˆH؉4æ$z@@@|ã©€n6n6n6äáÀäáÀá£õáׄõáúð€õáõáõáúð€úð€úð€úð€n6#ÃFLG†ŒðÑ€xhÀxhÀðÑ€xhÀxhÀ€€syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfd¦ÿE+usb2phy@100rockchip,rk3328-usb2phy¦ª@õphyclk âusb480m_phyÅÓ{BFokay€Botg-port$¡;<=†otg-bvalidotg-idlinestateFokay/C€Thost-port ¡> †linestateFokay€Ummc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc¦ÿP@ ¡  ª=!JNõbiuciuciu-driveciu-sample:EðÑ€m resetFokayS]/DEFG!defaultnHmmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc¦ÿQ@ ¡  ª>"KOõbiuciuciu-driveciu-sample:EsY@n resetFokayS]z‡�I¨/JKLM!default¶mmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc¦ÿR@ ¡ ª?#LPõbiuciuciu-driveciu-sample:EðÑ€o resetFokaySĨ /NOP!defaultethernet@ff540000rockchip,rk3328-gmac¦ÿT ¡†macirq8ªdWXZY–ßMõstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macc  stmmaceth4Öäò Fdisabledethernet@ff550000rockchip,rk3328-gmac¦ÿU4 ¡†macirq8ªTSSU•ÞVIõstmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphyb  stmmacethýrmiiQÖäòoutputFokayTúð€Óemdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22¦ªVd!default/RS2€Qusb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2¦ÿX ¡ªMõotgDhostL^m€€@ ÔT Ùusb2-phyFokayusb@ff5c0000 generic-ehci¦ÿ\ ¡ ªNBÔUÙusbFokayusb@ff5d0000 generic-ohci¦ÿ] ¡ ªNBÔUÙusbFokaymmc@ff5f00000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc¦ÿ_@ ¡ ª@MQõbiuciuciu-driveciu-sample:EðÑ€h reset Fdisabledusb@ff600000rockchip,rk3328-dwc3snps,dwc3¦ÿ` ¡Cª`a„õref_clksuspend_clkbus_clkDhost |utmi_wide…¦¾àFokayinterrupt-controller@ff811000 arm,gic-4003D@¦ÿ�ÿ� ÿ�@ ÿ�`  ¡ €crypto@ff060000rockchip,rk3328-crypto¦ÿ@ ¡ªPQ;õhclk_masterhclk_slavesclkD  crypto-rstpinctrlrockchip,rk3328-pinctrl4+Ygpio@ff210000rockchip,gpio-bank¦ÿ! ¡3ªÈ¤´D3€igpio@ff220000rockchip,gpio-bank¦ÿ" ¡4ªÉ¤´D3€fgpio@ff230000rockchip,gpio-bank¦ÿ# ¡5ªÊ¤´D3€bgpio@ff240000rockchip,gpio-bank¦ÿ$ ¡6ªË¤´D3pcfg-pull-up`€Xpcfg-pull-downm€`pcfg-pull-none|€Vpcfg-pull-none-2ma|‰€_pcfg-pull-up-2ma`‰pcfg-pull-up-4ma`‰€Ypcfg-pull-none-4ma|‰€\pcfg-pull-down-4mam‰pcfg-pull-none-8ma|‰€Zpcfg-pull-up-8ma`‰€[pcfg-pull-none-12ma|‰ €]pcfg-pull-up-12ma`‰ €^pcfg-output-high˜pcfg-output-low¤pcfg-input-high`¯€Wpcfg-input¯i2c0i2c0-xfer ¼VV€$i2c1i2c1-xfer ¼VV€%i2c2i2c2-xfer ¼ VV€&i2c3i2c3-xfer ¼VV€'i2c3-pins ¼VVhdmi_i2chdmii2c-xfer ¼VV€=pdm-0pdmm0-clk¼V€pdmm0-fsync¼Vpdmm0-sdi0¼V€pdmm0-sdi1¼V€pdmm0-sdi2¼V€pdmm0-sdi3¼V€pdmm0-clk-sleep¼W€pdmm0-sdi0-sleep¼W€pdmm0-sdi1-sleep¼W€pdmm0-sdi2-sleep¼W€pdmm0-sdi3-sleep¼W€pdmm0-fsync-sleep¼Wtsadcotp-pin¼ V€2otp-out¼ V€3uart0uart0-xfer ¼ VX€uart0-cts¼ V€uart0-rts¼ Vuart0-rts-pin¼ Vuart1uart1-xfer ¼VX€ uart1-cts¼V€!uart1-rts¼V€"uart1-rts-pin¼Vuart2-0uart2m0-xfer ¼VXuart2-1uart2m1-xfer ¼VX€#spi0-0spi0m0-clk¼Xspi0m0-cs0¼ Xspi0m0-tx¼ Xspi0m0-rx¼ Xspi0m0-cs1¼ Xspi0-1spi0m1-clk¼Xspi0m1-cs0¼Xspi0m1-tx¼Xspi0m1-rx¼Xspi0m1-cs1¼Xspi0-2spi0m2-clk¼X€(spi0m2-cs0¼X€+spi0m2-tx¼X€)spi0m2-rx¼X€*i2s1i2s1-mclk¼Vi2s1-sclk¼Vi2s1-lrckrx¼Vi2s1-lrcktx¼Vi2s1-sdi¼Vi2s1-sdo¼Vi2s1-sdio1¼Vi2s1-sdio2¼Vi2s1-sdio3¼Vi2s1-sleep�¼WWWWWWWWWi2s2-0i2s2m0-mclk¼Vi2s2m0-sclk¼Vi2s2m0-lrckrx¼Vi2s2m0-lrcktx¼Vi2s2m0-sdi¼Vi2s2m0-sdo¼Vi2s2m0-sleep`¼WWWWWWi2s2-1i2s2m1-mclk¼Vi2s2m1-sclk¼Vi2sm1-lrckrx¼Vi2s2m1-lrcktx¼Vi2s2m1-sdi¼Vi2s2m1-sdo¼Vi2s2m1-sleepP¼WWWWWspdif-0spdifm0-tx¼V€spdif-1spdifm1-tx¼Vspdif-2spdifm2-tx¼Vsdmmc0-0sdmmc0m0-pwren¼Ysdmmc0m0-pin¼Ysdmmc0-1sdmmc0m1-pwren¼Ysdmmc0m1-pin¼Y€ksdmmc0sdmmc0-clk¼Z€Dsdmmc0-cmd¼[€Esdmmc0-dectn¼Y€Fsdmmc0-wrprt¼Ysdmmc0-bus1¼[sdmmc0-bus4@¼[[[[€Gsdmmc0-pins€¼YYYYYYYYsdmmc0extsdmmc0ext-clk¼\sdmmc0ext-cmd¼Ysdmmc0ext-wrprt¼Ysdmmc0ext-dectn¼Ysdmmc0ext-bus1¼Ysdmmc0ext-bus4@¼YYYYsdmmc0ext-pins€¼YYYYYYYYsdmmc1sdmmc1-clk¼ Z€Lsdmmc1-cmd¼ [€Ksdmmc1-pwren¼[sdmmc1-wrprt¼[sdmmc1-dectn¼[sdmmc1-bus1¼[sdmmc1-bus4@¼[[[[€Jsdmmc1-pins�¼ Y YYYYYYYYclk-32k-out¼V€Memmcemmc-clk¼]€Nemmc-cmd¼^€Oemmc-pwren¼Vemmc-rstnout¼Vemmc-bus1¼^emmc-bus4@¼^^^^emmc-bus8€¼^^^^^^^^€Ppwm0pwm0-pin¼Vpwm0-pin-pull-up¼X€,pwm1pwm1-pin¼Vpwm1-pin-pull-up¼X€-pwm2pwm2-pin¼V€.pwmirpwmir-pin¼V€/gmac-1rgmiim1-pins`¼ Z \\Z\\\ \ \Z Z\\ZZZ Z\ZZZZrmiim1-pins¼_]____ _ _] ] V VVVVVgmac2phyfephyled-speed10¼Vfephyled-duplex¼Vfephyled-rxm1¼V€Rfephyled-txm1¼Vfephyled-linkm1¼V€Stsadc_pintsadc-int¼ Vtsadc-pin¼ Vhdmi_pinhdmi-cec¼V€<hdmi-hpd¼`€>cif-0dvp-d2d9-m0À¼VVVVV V V VVVVVcif-1dvp-d2d9-m1À¼VVVVVVVVVVVVirir-int¼V€cledscyx-led-pin¼V€dsdio-pwrseqwifi-enable-h¼V€eusbhost-vbus-drv¼Votg-vbus-drv¼V€jchosenÊserial2:1500000n8adc-keys adc-keysÖaâbuttonsów@ dbutton-recovery recovery !h ,Bhir-receivergpio-ir-receiver Fb/c!defaultleds gpio-leds/d!defaultled-0 Lon Fb CYX_LEDsdio-pwrseqmmc-pwrseq-simple/e!default Zf€Ispdif-soundsimple-audio-card€SPDIFsimple-audio-card,cpu—gsimple-audio-card,codec—hspdif-outlinux,spdif-dit€hvccio-1v8-regulatorregulator-fixed fvccio_1v8 uw@ �w@ ¥€vccio-3v3-regulatorregulator-fixed fvccio_3v3 u2Z  �2Z  ¥€otg-vbus-regulatorregulator-fixed ¹i/j!default fvcc_otg_vbus uLK@ �LK@ ¾€Csdmmc-regulatorregulator-fixed ¹i/k!default fvcc_sd u2Z  �2Z  Ñ€Hvdd-armpwm-regulator Ülˆ fvdd_arm u~ð �\À áú ¥ ÿ€vdd-logpwm-regulator Ümˆ fvdd_log u »  �Ö  áú ¥ ÿ€5 compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3serial0serial1serial2i2c0i2c1i2c2i2c3ethernet0mmc0mmc1mmc2device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodoperating-points-v2i-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstatussimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1pmuio-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shift#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,efuse-sizebits#io-channel-cellsvref-supplyinterrupt-namesmali-supply#iommu-cellsiommuspower-domainsremote-endpointphysphy-namesnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsphy-supplyfifo-depthmax-frequencybus-widthcap-sd-highspeedvmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104cap-mmc-highspeedtx-fifo-depthrx-fifo-depthsnps,txpblphy-modephy-handleclock_in_outassigned-clock-ratephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltgpiosdefault-statereset-gpiosregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ongpioenable-active-highvin-supplypwmsregulator-settling-time-up-usregulator-boot-on