Ð þí„®8~L(b~$rockchip,rk3308-evbrockchip,rk3308 +7Rockchip RK3308 EVBaliases=/pinctrl/gpio@ff220000C/pinctrl/gpio@ff230000I/pinctrl/gpio@ff240000O/pinctrl/gpio@ff250000U/pinctrl/gpio@ff260000[/i2c@ff040000`/i2c@ff050000e/i2c@ff060000j/i2c@ff070000o/serial@ff0a0000w/serial@ff0b0000/serial@ff0c0000‡/serial@ff0d0000�/serial@ff0e0000—/spi@ff120000œ/spi@ff130000¡/spi@ff140000cpus+cpu@0¦cpuarm,cortex-a35²¶psciÄËÚZô)4cpu@1¦cpuarm,cortex-a35²¶psciô4cpu@2¦cpuarm,cortex-a35²¶psciô4 cpu@3¦cpuarm,cortex-a35²¶psciô4 idle-states? Hdisabledmmc@ff4900000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshc²ÿI@ úMØ Äœ:;<Ábiuciuciu-driveciu-sampleâíðÑ€ Hdisabledmmc@ff4a00000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshc²ÿJ@ úNØ Ä›567Ábiuciuciu-driveciu-sampleâíðÑ€èdefault ö@AB Hdisablednand-controller@ff4b0000(rockchip,rk3308-nfcrockchip,rv1108-nfc²ÿK@ úQÄ™-Áahbnfcš-ûðÑ€öCDEFGHIèdefault Hdisabledethernet@ff4e0000rockchip,rk3308-gmac²ÿN ú@Ímacirq@Ä@BBA@†ÃC[Ástmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedrmiièdefaultöJKC} Jstmmaceth„4 Hdisabledspi@ff4c0000 rockchip,sfc²ÿL@ úRÄ=�Áclk_sfchclk_sfc öLMNèdefault Hdisabledclock-controller@ff500000rockchip,rk3308-cru²ÿPÄOÁxin24m„4;šû€4codec@ff560000rockchip,rk3308-codec²ÿV„4Ámclk_txmclk_rxhclkÄUWÄJcodecC™& Hdisabledinterrupt-controller@ff580000 arm,gic-400@²ÿXÿX ÿX@ ÿX`  ú 7H4sram@fff80000 mmio-sram²ÿø]ÿø+ddr-sram@0²€vad-sram@8000²€€pinctrlrockchip,rk3308-pinctrl„4+]èdefaultöPgpio@ff220000rockchip,gpio-bank²ÿ" ú(Ä×dtH74]gpio@ff230000rockchip,gpio-bank²ÿ# ú)ÄØdtH7gpio@ff240000rockchip,gpio-bank²ÿ$ ú*ÄÙdtH7gpio@ff250000rockchip,gpio-bank²ÿ% ú+ÄÚdtH7gpio@ff260000rockchip,gpio-bank²ÿ& ú,ÄÛdtH7pcfg-pull-up€4Zpcfg-pull-down�4Wpcfg-pull-noneœ4Spcfg-pull-none-2maœ©pcfg-pull-up-2ma€©pcfg-pull-up-4ma€©4Ypcfg-pull-none-4maœ©4Xpcfg-pull-down-4ma�©pcfg-pull-none-8maœ©4Qpcfg-pull-up-8ma€©4Rpcfg-pull-none-12maœ© 4Upcfg-pull-up-12ma€© 4Tpcfg-pull-none-smtœ¸4Vpcfg-output-highÍpcfg-output-lowÙpcfg-input-high€äpcfg-inputäemmcemmc-clkñ Qemmc-cmdñRemmc-pwrenñ Semmc-rstnñ Semmc-bus1ñRemmc-bus4@ñRRRRemmc-bus8€ñRRRRRRRRflashflash-csn0ñ S4Fflash-rdyñ S4Hflash-aleñ S4Cflash-cleñ S4Eflash-wrnñS4Iflash-rdnñ S4Gflash-bus8€ñTTTTTTTT4Dsfcsfc-bus4@ñSSSS4Nsfc-bus2 ñSSsfc-cs0ñS4Msfc-clkñS4Lgmacrmii-pins�ñUUUSSSSS S4Jmac-refclk-12mañ U4Kmac-refclkñ Sgmac-m1rmiim1-pins�ñUUUSSSSS Smacm1-refclk-12mañ Umacm1-refclkñ Si2c0i2c0-xfer ñVV4 i2c1i2c1-xfer ñ V V4 i2c2i2c2-xfer ñVV4i2c3-m0i2c3m0-xfer ñVV4i2c3-m1i2c3m1-xfer ñ V Vi2c3-m2i2c3m2-xfer ñVVi2s_2ch_0i2s-2ch-0-mclkñ Si2s-2ch-0-sclkñ S45i2s-2ch-0-lrckñS46i2s-2ch-0-sdoñS48i2s-2ch-0-sdiñS47i2s_8ch_0i2s-8ch-0-mclkñSi2s-8ch-0-sclktxñSi2s-8ch-0-sclkrxñSi2s-8ch-0-lrcktxñSi2s-8ch-0-lrckrxñSi2s-8ch-0-sdo0ñ Si2s-8ch-0-sdo1ñ Si2s-8ch-0-sdo2ñ Si2s-8ch-0-sdo3ñ Si2s-8ch-0-sdi0ñ Si2s-8ch-0-sdi1ñSi2s-8ch-0-sdi2ñSi2s-8ch-0-sdi3ñSi2s_8ch_1_m0i2s-8ch-1-m0-mclkñSi2s-8ch-1-m0-sclktxñSi2s-8ch-1-m0-sclkrxñSi2s-8ch-1-m0-lrcktxñSi2s-8ch-1-m0-lrckrxñSi2s-8ch-1-m0-sdo0ñSi2s-8ch-1-m0-sdo1-sdi3ñSi2s-8ch-1-m0-sdo2-sdi2ñ Si2s-8ch-1-m0-sdo3_sdi1ñ Si2s-8ch-1-m0-sdi0ñ Si2s_8ch_1_m1i2s-8ch-1-m1-mclkñ Si2s-8ch-1-m1-sclktxñ Si2s-8ch-1-m1-sclkrxñSi2s-8ch-1-m1-lrcktxñSi2s-8ch-1-m1-lrckrxñSi2s-8ch-1-m1-sdo0ñSi2s-8ch-1-m1-sdo1-sdi3ñSi2s-8ch-1-m1-sdo2-sdi2ñSi2s-8ch-1-m1-sdo3_sdi1ñSi2s-8ch-1-m1-sdi0ñSpdm_m0pdm-m0-clkñSpdm-m0-sdi0ñ Spdm-m0-sdi1ñ Spdm-m0-sdi2ñ Spdm-m0-sdi3ñSpdm_m1pdm-m1-clkñSpdm-m1-sdi0ñSpdm-m1-sdi1ñSpdm-m1-sdi2ñSpdm-m1-sdi3ñSpdm_m2pdm-m2-clkmñSpdm-m2-clkñSpdm-m2-sdi0ñ Spdm-m2-sdi1ñSpdm-m2-sdi2ñSpdm-m2-sdi3ñSpwm0pwm0-pinñ Spwm0-pin-pull-downñ W4/pwm1pwm1-pinñS40pwm1-pin-pull-downñWpwm2pwm2-pinñS41pwm2-pin-pull-downñWpwm3pwm3-pinñS42pwm3-pin-pull-downñWpwm4pwm4-pinñS4+pwm4-pin-pull-downñWpwm5pwm5-pinñS4,pwm5-pin-pull-downñWpwm6pwm6-pinñS4-pwm6-pin-pull-downñWpwm7pwm7-pinñS4.pwm7-pin-pull-downñWpwm8pwm8-pinñ S4'pwm8-pin-pull-downñ Wpwm9pwm9-pinñ S4(pwm9-pin-pull-downñ Wpwm10pwm10-pinñ S4)pwm10-pin-pull-downñ Wpwm11pwm11-pinñS4*pwm11-pin-pull-downñWrtcrtc-32kñS4Psdmmcsdmmc-clkñX4<sdmmc-cmdñY4=sdmmc-detñY4>sdmmc-pwrenñXsdmmc-bus1ñYsdmmc-bus4@ñYYYY4?sdiosdio-clkñQ4Bsdio-cmdñR4Asdio-pwrenñQsdio-wrptñQsdio-intnñQsdio-bus1ñRsdio-bus4@ñRRRR4@spdif_inspdif-inñSspdif_outspdif-outñS49spi0spi0-clkñY4spi0-csn0ñY4spi0-misoñY4spi0-mosiñY4spi1spi1-clkñ Y4spi1-csn0ñ Y4spi1-misoñ Y4 spi1-mosiñ Y4!spi1-m1spi1m1-misoñYspi1m1-mosiñYspi1m1-clkñYspi1m1-csn0ñ Yspi2spi2-clkñY4#spi2-csn0ñY4$spi2-misoñY4%spi2-mosiñY4&tsadctsadc-otp-pinñ Stsadc-otp-outñ Suart0uart0-xfer ñZZ4uart0-ctsñS4uart0-rtsñS4uart0-rts-pinñSuart1uart1-xfer ñZZ4uart1-ctsñS4uart1-rtsñS4uart2-m0uart2m0-xfer ñZZ4uart2-m1uart2m1-xfer ñZZuart3uart3-xfer ñ Z Z4uart3-m1uart3m1-xfer ñZZuart4uart4-xfer ñ ZZ4uart4-ctsñSuart4-rtsñSuart4-rts-pinñSbuttonspwr-keyñZ4\usbusb-drvñS4asdio-pwrseqwifi-enable-hñSchosenÿserial4:1500000n8adc-keys0 adc-keys [buttons(d6w@button-funcPÐ [functionaFPadc-keys1 adc-keys [buttons(d6w@button-escPø[micmutea>button-homePu[modea ¿ˆbutton-menuPÏ[playa …€button-downPr [volume downa“àbutton-upPs [volume upaFPgpio-keys gpio-keys{èdefaultö\key-power †]Pt[GPIO Key PowerŒdžvcc12v-dcinregulator-fixed ¬vcc12v_dcin»·Ó·ëÿ4^vcc5v0-sysregulator-fixed ¬vcc5v0_sys»LK@ÓLK@ëÿ^4`vcc-1v8regulator-fixed¬vcc_1v8»w@Ów@ëÿ_43vcc-ddrregulator-fixed¬vcc_ddr»ã`Óã`ëÿ`vcc-ioregulator-fixed¬vcc_io»2Z Ó2Z ëÿ`4_vccio-flashregulator-fixed ¬vccio_flash»2Z Ó2Z ëÿ_vcc5v0-hostregulator-fixed ]!èdefaultöa ¬vbus_host`vdd-corepwm-regulator4bˆ ¬vdd_core» žxÓr`ëÿ9úW`4vdd-logregulator-fixed¬vdd_log»�Ó�ëÿ`vdd-1v0regulator-fixed¬vdd_1v0»B@ÓB@ëÿ` compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4spi0spi1spi2device_typeregenable-methodclocks#cooling-cellsdynamic-power-coefficientoperating-points-v2cpu-idle-statesnext-level-cachecpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsstatusoffsetmode-bootloadermode-loadermode-normalmode-recoverymode-fastbootassigned-clocksassigned-clock-parentsclock-namesinterrupt-names#phy-cellspinctrl-namespinctrl-0reg-shiftreg-io-widthdmasdma-names#pwm-cells#io-channel-cellsresetsreset-namesvref-supplyarm,pl330-periph-burst#dma-cellsrockchip,grfdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesbus-widthfifo-depthmax-frequencyassigned-clock-ratesphy-mode#reset-cells#sound-dai-cells#interrupt-cellsinterrupt-controllerrangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-namespoll-intervalkeyup-threshold-microvoltlinux,codelabelpress-threshold-microvoltautorepeatgpiosdebounce-intervalwakeup-sourceregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplygpioenable-active-highpwmsregulator-settling-time-up-uspwm-supply