Ð þíÉ€8·¨(Ø·p ',Qualcomm Technologies, Inc. SM8550 QRD2qcom,sm8550-qrdqcom,sm8550=handsetchosenJserial0:115200n8clocksxo-board 2fixed-clockVc“àsïsleep-clk 2fixed-clockVcüs*bi-tcxo-div2-clkV2fixed-factor-clock{‚�s)bi-tcxo-ao-div2-clkV2fixed-factor-clock{‚�sÂcpus cpu@0—cpu2arm,cortex-a510£{§psciµÆÔpsciçø d%sl2-cache2cache4@µsl3-cache2cache4@scpu@100—cpu2arm,cortex-a510£{§psciµÆÔpsciçø d%sl2-cache2cache4@µscpu@200—cpu2arm,cortex-a510£{§psciµ Æ Ôpsciçø d%sl2-cache2cache4@µs cpu@300—cpu2arm,cortex-a715£{§psciµ Æ Ôpsciçø %sl2-cache2cache4@µs cpu@400—cpu2arm,cortex-a715£{§psciµ ÆÔpsciçø %sl2-cache2cache4@µs cpu@500—cpu2arm,cortex-a710£{§psciµÆÔpsciçø %sl2-cache2cache4@µscpu@600—cpu2arm,cortex-a710£{§psciµÆÔpsciçø %sl2-cache2cache4@µscpu@700—cpu2arm,cortex-x3£{§psciµÆÔpsciçøf L%sl2-cache2cache4@µscpu-mapcluster0core0Ncore1Ncore2Ncore3Ncore4Ncore5Ncore6Ncore7Nidle-statesRpscicpu-sleep-0-02arm,idle-state_silver-rail-power-collapseo@†&—î§,¸s"cpu-sleep-1-02arm,idle-state_gold-rail-power-collapseo@†X—§È¸s#cpu-sleep-2-02arm,idle-state_goldplus-rail-power-collapseo@†ô—F§8¸s$domain-idle-statescluster-sleep-02domain-idle-stateoAD†î— .§#¸s%cluster-sleep-12domain-idle-stateoAÃD† ð—0§'¦s&firmwarescm2qcom,scm-sm8550qcom,scmÉ�Ùinterconnect-02qcom,sm8550-clk-virtçû s2interconnect-12qcom,sm8550-mc-virtçû smemory@a0000000—memory£ pmu-a5102arm,cortex-a510-pmu  pmu-a7102arm,cortex-a710-pmu  pmu-a7152arm,cortex-a715-pmu  pmu-x32arm,cortex-x3-pmu  psci 2arm,psci-1.0®smcpower-domain-cpu0Æ!*"spower-domain-cpu1Æ!*"spower-domain-cpu2Æ!*"s power-domain-cpu3Æ!*#s power-domain-cpu4Æ!*#spower-domain-cpu5Æ!*#spower-domain-cpu6Æ!*#spower-domain-cpu7Æ!*$spower-domain-cluster*%&s!reserved-memory =hyp-region@80000000£€ Dcpusys-vm-region@80a00000£€ @Dhyp-tags-region@80e00000£€à=Dxbl-sc-region@d8100000£ØDhyp-tags-reserved-region@811d0000£�Dxbl-dt-log-merged-region@81a00000£� &Daop-cmd-db-region@81c60000 2qcom,cmd-db£�ÆDaop-config-merged-region@81c80000£�È@Dsmem@81d00000 2qcom,smem£�Ð K'Dadsp-mhi-region@81f00000£�ðDglobal-sync-region@82600000£‚`Dtz-stat-region@82700000£‚pDcdsp-secure-heap-region@82800000£‚€`Dmpss-region@8a800000£Š€€Ds�q6-mpss-dtb-region@9b000000£›Dsžipa-fw-region@9b080000£›Dsšipa-gsi-region@9b090000£›  Dgpu-micro-code-region@9b09a000£›   Ds”spss-region@9b100000£›Dspu-tz-shared-region@9b280000£›(Dspu-modem-shared-region@9b2e0000£›.Dcamera-region@9b300000£›0€Dvideo-region@9bb00000£›°pDcvp-region@9c200000£œ pDcdsp-region@9c900000£œ�Dsúq6-cdsp-dtb-region@9e900000£ž�Dsûq6-adsp-dtb-region@9e980000£ž˜Ds¥adspslpi-region@9ea00000£ž Ds¤rmtfs-region@d4a800002qcom,rmtfs-mem£Ô¨(DSbmpss-dsm-region@d4d00000£ÔÐ0DsŸtz-reserved-region@d8000000£ØDcpucp-fw-region@d8140000£ØDqtee-region@d8300000£Ø0PDta-region@d8800000£Ø€ Dtz-tags-region@e1200000£á tDhwfence-shbuf-region@e6440000£æD'�Dtrust-ui-vm-region@f3600000£ó`®àDtrust-ui-vm-dump-region@f80ee000£øàDtrust-ui-vm-qrt-region@f80ef000£øð�Dtrust-ui-vm-vblk0-ring-region@f80f8000£ø€@Dtrust-ui-vm-vblk1-ring-region@f80fc000£øÀ@Dtrust-ui-vm-swiotlb-region@f8100000£øDoem-vm-region@f8400000£ø@€Doem-vm-vblk0-ring-region@fcc00000£üÀ@Doem-vm-swiotlb-region@fcc04000£üÀ@Dhyp-ext-tags-region@fce00000£üà�Dhyp-ext-reserved-region@ff700000£ÿpDsmp2p-adsp 2qcom,smp2pl»­v( Š(‘ master-kernel°master-kernelÀs¦slave-kernel °slave-kernel×ìs¢smp2p-cdsp 2qcom,smp2pl^°v( Š(‘ master-kernel°master-kernelÀsüslave-kernel °slave-kernel×ìsøsmp2p-modem 2qcom,smp2pl³¬v( Š(‘ master-kernel°master-kernelÀs slave-kernel °slave-kernel×ìs›ipa-ap-to-modem°ipaÀs™ipa-modem-to-ap°ipa×ìs˜soc@0 2simple-bus=ý clock-controller@1000002qcom,sm8550-gcc£BV<{)*+,,---.s0mailbox@4080002qcom,sm8550-ipccqcom,ipcc£@€  å×ìs(dma-controller@800000(2qcom,sm8550-gpi-dmaqcom,sm6350-gpi-dma!£€� LMNOPQRSTUVW, 9> J/6Q ^disableds5geniqup@8c00002qcom,geni-se-qup£Œ = em-ahbs-ahb{0�0‚ J/#Q ^okayi2c@8800002qcom,geni-i2c£ˆ@ese{0oqdefault1  u HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@8800002qcom,geni-spi£ˆ@ese{0o  uqdefault67HÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledi2c@8840002qcom,geni-i2c£ˆ@@ese{0qqdefault8  G HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@8840002qcom,geni-spi£ˆ@@ese{0q  Gqdefault9:HÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledi2c@8880002qcom,geni-i2c£ˆ€@ese{0sqdefault;  H HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@8880002qcom,geni-spi£ˆ€@ese{0s  Hqdefault<=HÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledi2c@88c0002qcom,geni-i2c£ˆÀ@ese{0uqdefault>  I HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@88c0002qcom,geni-spi£ˆÀ@ese{0u  Iqdefault?@HÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledi2c@8900002qcom,geni-i2c£‰@ese{0wqdefaultA  J HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@8900002qcom,geni-spi£‰@ese{0w  JqdefaultBCHÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledi2c@8940002qcom,geni-i2c£‰@@ese{0yqdefaultD  K HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@8940002qcom,geni-spi£‰@@ese{0y  KqdefaultEFHÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledserial@8980002qcom,geni-uart£‰€@ese{0{qdefaultGH  Í0Ù2234‰qup-corequp-config^okaybluetooth2qcom,wcn7850-bt«I¼JÊKÙLèMùN O0Ôi2c@89c0002qcom,geni-i2c£‰À@ese{0}qdefaultP  Î HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@89c0002qcom,geni-spi£‰À@ese{0}  ÎqdefaultQRHÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledgeniqup@9c00002qcom,geni-se-i2c-master-hub£œ es-ahb{0Z =^okayi2c@9800002qcom,geni-i2c-master-hub£˜@esecore{0F0EqdefaultS  Ð 0Ù2234‰qup-corequp-config ^disabledi2c@9840002qcom,geni-i2c-master-hub£˜@@esecore{0H0EqdefaultT  Ñ 0Ù2234‰qup-corequp-config ^disabledi2c@9880002qcom,geni-i2c-master-hub£˜€@esecore{0J0EqdefaultU  Ò 0Ù2234‰qup-corequp-config^okaytypec-retimer@1c2onnn,nb7vpq904m£%V0?ports port@0£endpointRWsport@1£endpointbRXsÞtypec-mux@42 2fcs,fsa4480£B%Ym?portendpointRZsi2c@98c0002qcom,geni-i2c-master-hub£˜À@esecore{0L0Eqdefault[  Ó 0Ù2234‰qup-corequp-config ^disabledi2c@9900002qcom,geni-i2c-master-hub£™@esecore{0N0Eqdefault\  Ô 0Ù2234‰qup-corequp-config ^disabledi2c@9940002qcom,geni-i2c-master-hub£™@@esecore{0P0Eqdefault]  Õ 0Ù2234‰qup-corequp-config ^disabledi2c@9980002qcom,geni-i2c-master-hub£™€@esecore{0R0Eqdefault^  Ö 0Ù2234‰qup-corequp-config ^disabledi2c@99c0002qcom,geni-i2c-master-hub£™À@esecore{0T0Eqdefault_  × 0Ù2234‰qup-corequp-config ^disabledi2c@9a00002qcom,geni-i2c-master-hub£š@esecore{0V0Eqdefault`  Ø 0Ù2234‰qup-corequp-config ^disabledi2c@9a40002qcom,geni-i2c-master-hub£š@@esecore{0X0Eqdefaulta  Ù 0Ù2234‰qup-corequp-config ^disableddma-controller@a00000(2qcom,sm8550-gpi-dmaqcom,sm6350-gpi-dma!£ � %&'()*, 9 J/¶Q^okaysdgeniqup@ac00002qcom,geni-se-qup£¬ = em-ahbs-ahb{00€ J/£Ù22 ‰qup-coreQ ^okayi2c@a800002qcom,geni-i2c£¨@ese{0]qdefaultb  a HÙ2234c‰qup-corequp-configqup-memory œdd¡txrx ^disabledspi@a800002qcom,geni-spi£¨@ese{0]  aqdefaultefHÙ2234c‰qup-corequp-configqup-memory œdd¡txrx  ^disabledi2c@a840002qcom,geni-i2c£¨@@ese{0_qdefaultg  b HÙ2234c‰qup-corequp-configqup-memory œdd¡txrx ^disabledspi@a840002qcom,geni-spi£¨@@ese{0_  bqdefaulthiHÙ2234c‰qup-corequp-configqup-memory œdd¡txrx  ^disabledi2c@a880002qcom,geni-i2c£¨€@ese{0aqdefaultj  c HÙ2234c‰qup-corequp-configqup-memory œdd¡txrx ^disabledspi@a880002qcom,geni-spi£¨€@ese{0a  cqdefaultklHÙ2234c‰qup-corequp-configqup-memory œdd¡txrx  ^disabledi2c@a8c0002qcom,geni-i2c£¨À@ese{0cqdefaultm  d HÙ2234c‰qup-corequp-configqup-memory œdd¡txrx ^disabledspi@a8c0002qcom,geni-spi£¨À@ese{0c  dqdefaultnoHÙ2234c‰qup-corequp-configqup-memory œdd¡txrx  ^disabledi2c@a900002qcom,geni-i2c£©@ese{0eqdefaultp  e HÙ2234c‰qup-corequp-configqup-memory œdd¡txrx ^disabledspi@a900002qcom,geni-spi£©@ese{0e  eqdefaultqrHÙ2234c‰qup-corequp-configqup-memory œdd¡txrx ^okaytouchscreen@02goodix,gt9916£s  ys…t‘B@£8¶ `qdefaultuvi2c@a940002qcom,geni-i2c£©@@ese{0gqdefaultw  fHÙ2234c‰qup-corequp-configqup-memory œdd¡txrx  ^disabledspi@a940002qcom,geni-spi£©@@ese{0g  fqdefaultxyHÙ2234c‰qup-corequp-configqup-memory œdd¡txrx  ^disabledi2c@a980002qcom,geni-i2c£©€@ese{0iqdefaultz  kHÙ2234c‰qup-corequp-configqup-memory œdd¡txrx  ^disabledspi@a980002qcom,geni-spi£©€@ese{0i  kqdefault{|HÙ2234c‰qup-corequp-configqup-memory œdd¡txrx  ^disabledserial@a9c0002qcom,geni-debug-uart£©À@ese{0kqdefault}  C‰qup-corequp-config0Ù2234^okayinterconnect@15000002qcom,sm8550-cnoc-main£P0€çû sinterconnect@16000002qcom,sm8550-config-noc£`bçû s4interconnect@16800002qcom,sm8550-system-noc£hЀçû interconnect@16c00002qcom,sm8550-pcie-anoc£l"ç{00 û s~interconnect@16e00002qcom,sm8550-aggre1-noc£nDç{00û scinterconnect@17000002qcom,sm8550-aggre2-noc£päç{ û sinterconnect@17800002qcom,sm8550-mmss-noc£x¸çû sÄrng@10c30002qcom,sm8550-trngqcom,trng£ 0pcie@1c00000—pci2qcom,pcie-sm8550P£À0`` ¨``Éparfdbielbiatuconfig 8=` `0`0ÐÓÿQÝî` �Ž��‘’“”(ømsi0msi1msi2msi3msi4msi5msi6msi7ì •–—˜8{0"0$0%0*0+00=eauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr0Ù~3‰pcie-memcpu-pcie )€€ 1//;0BpciÆ0N+Spciephy^okay ]s` hs^�qdefaultpcie@0—pci£Óÿ =wifi@0 2pci17cb,1107£«I¼JÊKÙLèMùN Ot‚†ƒphy@1c06000 2qcom,sm8550-qmp-gen3x2-pcie-phy£À` ({0"0$0&0(eauxcfg_ahbrefrchngpipe;0Bphy˜0&¨õáÆ0V½pcie0_pipe_clkÐ^okayÛ„ë…s+pcie@1c08000—pci2qcom,pcie-sm8550P£À€0@@ ¨@@Éparfdbielbiatuconfig 8=@ @0@0ÐÓÿQÝî` 34589:vw(ømsi0msi1msi2msi3msi4msi5msi6msi7ì ²³¶·@{0,0.0/0607000 Ieauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggrcnoc_sf_axi˜0,¨$ø0Ù~3 ‰pcie-memcpu-pcie )€€€� 1/€/�;00 Bpcilink_downÆ0N,Spciephy ^disabledpcie@0—pci£Óÿ =phy@1c0e000 2qcom,sm8550-qmp-gen4x2-pcie-phy£Àà ({000.0204eauxcfg_ahbrefrchngpipe;0 0 Bphyphy_nocsr˜02¨õáÆ0V½pcie1_pipe_clkÐ ^disableds,dma-controller@1dc4000 2qcom,bam-v1.7.4qcom,bam-v1.7.0£Ü@€  !ûJ/€/�s†crypto@1dfa000)2qcom,sm8550-qceqcom,sm8150-qceqcom,qce£ß `œ††¡rxtxJ/€/�Ù‰memoryphy@1d800002qcom,sm8550-qmp-ufs-phy£Ø {0�erefref_auxqrefÆ0;‡BufsphyVÐ^okayÛˆë…s-ufs@1d84000+2qcom,sm8550-ufshcqcom,ufshcjedec,ufs-2.0£Ø@0   N-Sufsphy6;0BrstÆ0J‰ J/`QXŠ0Ùc34#‰ufs-ddrcpu-ufsnecore_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@{0Š00‰0™0—0“0•l‹^okay ysÒ%ŒuÖ †�’O€¤Žs‡opp-table2operating-points-v2sŠopp-75000000@³xhÀxhÀJ�opp-150000000@³ðÑ€ðÑ€J�opp-300000000@³á£á£J‰crypto@1d88000;2qcom,sm8550-inline-crypto-engineqcom,inline-crypto-engine£Ø€€{0�s‹hwlock@1f400002qcom,tcsr-mutex£ôºs'clock-controller@1fc00002qcom,sm8550-tcsrsyscon£ü{Vsgpu@3d00000!2qcom,adreno-43050a01qcom,adreno0£ÐÙàÖ#Ékgsl_3d0_reg_memorycx_memcx_dbgc  ,J‘‘X’È“%^okayszap-shaderÑ”ßqcom/sm8550/a740_zap.mbnopp-table2operating-points-v2s’opp-680000000³(‡úíÀopp-615000000³$¨'Àí�opp-550000000³ ÈU€í€opp-475000000³OìÀíPopp-401000000³æÆ@í@opp-348000000³¾í<opp-295000000³•WÀí8opp-220000000³ ïí4gmu@3d6a000&2qcom,adreno-gmu-740.1qcom,adreno-gmu0£Ö PÕ (Égmursccgmu_pdc 01øhfigmu8{•••0 0 ••!eahbgmucxoaximemnochubdemetÆ••Ôcxgx J‘÷–X—s“opp-table2operating-points-v2s—opp-500000000³Íeí€opp-200000000³ ëÂí@clock-controller@3d900002qcom,sm8550-gpucc£Ù {)00Vs•iommu@3da0000@2qcom,sm8550-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500£Ú 8 ¡¥¦§¨©ª«¬­®¯¦Ü>?@A“•˜™šœ�» {• 0 0!•ehlosbusifaceahbÆ•Qs‘ipa@3f400002qcom,sm8550-ipaJ/ /¢0£ôõPà@ÀÉipa-regipa-sharedgsi8vް˜˜(øipagsiipa-clock-queryipa-setup-ready{ ecore0Ù34‰memoryconfig÷– ™™*1ipa-clock-enabled-validipa-clock-enabled^okayGselfÑšßqcom/sm8550/ipa_fws.mbnremoteproc@40800002qcom,sm8550-mpss-pas£Lv›››››0øwdogfatalreadyhandoverstop-ackshutdown-ack{exoÆœœ ÔcxmssÙ Ñ�žŸ÷–  1stop^okay0ßqcom/sm8550/modem.mbnqcom/sm8550/modem_dtb.mbnglink-edgev( Š(Wmpss remoteproc@68000002qcom,sm8550-adsp-pas£€<v¡¢¢¢¢#øwdogfatalreadyhandoverstop-ack{exoÆœœÔlcxlmxÙ£Ѥ¥÷– ¦1stop^okay.ßqcom/sm8550/adsp.mbnqcom/sm8550/adsp_dtb.mbnglink-edgev( Š(Wlpass fastrpc 2qcom,fastrpc]fastrpcglink-apps-dspWadspq compute-cb@32qcom,fastrpc-compute-cb£J/€/cQcompute-cb@42qcom,fastrpc-compute-cb£J/€/dQcompute-cb@52qcom,fastrpc-compute-cb£J/€/eQcompute-cb@62qcom,fastrpc-compute-cb£J/€/fQcompute-cb@72qcom,fastrpc-compute-cb£J/€/gQgpr 2qcom,gpr ]adsp_appsˆ” service@1 2qcom,q6apm£¡²avs/audiomsm/adsp/audio_pdsdais2qcom,q6apm-daisJ/€/abedais2qcom,q6apm-lpass-dais¡sservice@2 2qcom,q6prm£²avs/audiomsm/adsp/audio_pdclock-controller2qcom,q6prm-lpass-clocksVs§codec@6aa00002qcom,sm8550-lpass-wsa-macro£ª({§D§f§g¨emclkmacrodcodecfsgenV ½wsa2-mclk¡s©soundwire@6ab00002qcom,soundwire-v2.0.0£«  «{©eifaceWWSA2ªqdefaultÉØ è??�ÿÿÿ ýÿÿ ÿ ÿÿÿÿÿÿÿÿÿ #ÿÿÿÿÿÿÿÿÿÿÿ 5ÿÿÿÿÿÿÿÿÿÿÿ Fÿÿÿÿÿÿÿÿÿÿÿ ] xÿÿÿÿÿÿÿÿÿÿÿÿÿ •ÿÿÿÿÿÿÿÿÿÿÿÿÿ ¡ ^disabledcodec@6ac00002qcom,sm8550-lpass-rx-macro£¬({§@§f§g¨emclkmacrodcodecfsgenV½mclk¡s«soundwire@6ad00002qcom,soundwire-v2.0.0£­  ›{«eifaceWRX¬qdefaultÉØ è?�ÿÿÿÿÿÿ ý ÿÿÿÿÿÿ  ÿÿÿÿÿÿ #ÿÿÿÿÿÿÿÿÿÿ 5ÿÿÿÿÿÿÿÿÿÿ Fÿÿÿÿÿÿÿÿ ]ÿÿÿÿÿÿÿÿÿ xÿÿÿÿÿÿÿÿÿÿ •ÿÿÿÿÿÿ ¡^okayscodec@0,42sdw20217010d00£­scodec@6ae00002qcom,sm8550-lpass-tx-macro£®({§9§f§g¨emclkmacrodcodecfsgenV½mclk¡s²codec@6b000002qcom,sm8550-lpass-wsa-macro£°({§B§f§g¨emclkmacrodcodecfsgenV½mclk¡s­soundwire@6b100002qcom,soundwire-v2.0.0£±  ª{­eifaceWWSA®qdefaultÉØ è??�ÿÿÿ ýÿÿ ÿ ÿÿÿÿÿÿÿÿÿ #ÿÿÿÿÿÿÿÿÿÿÿ 5ÿÿÿÿÿÿÿÿÿÿÿ Fÿÿÿÿÿÿÿÿÿÿÿ ] xÿÿÿÿÿÿÿÿÿÿÿÿÿ •ÿÿÿÿÿÿÿÿÿÿÿÿÿ ¡^okays#speaker@0,02sdw20217020400£qdefault¯ °¡ ÒSpkrLeftäVóŽ  s!speaker@0,12sdw20217020400£qdefault± °¡ ÒSpkrRightäVóŽ  s"soundwire@6d300002qcom,soundwire-v2.0.0£Ó ð øcorewakeup{²eifaceWTX³qdefaultÉØ ý#ÿÿÿÿ5ÿÿÿÿFÿÿÿÿ]ÿÿÿÿxÿÿÿÿ• ¡^okays codec@0,32sdw20217010d00£ ,scodec@6d440002qcom,sm8550-lpass-va-macro£Ô@${§9§f§gemclkmacrodcodecV½fsgen¡s¨pinctrl@6e800002qcom,sm8550-lpass-lpi-pinctrl £è% A Q ]°{§f§g ecoreaudios°tx-swr-active-states³clk-pins igpio0 nswr_tx_clk w † �data-pins igpio1gpio2gpio14 nswr_tx_data w † �rx-swr-active-states¬clk-pins igpio3 nswr_rx_clk w † �data-pins igpio4gpio5 nswr_rx_data w † �dmic01-default-stateclk-pins igpio6 ndmic1_clk w «data-pins igpio7 ndmic1_data w ·dmic23-default-stateclk-pins igpio8 ndmic2_clk w «data-pins igpio9 ndmic2_data w ·wsa-swr-active-states®clk-pins igpio10 nwsa_swr_clk w † �data-pins igpio11 nwsa_swr_data w † �wsa2-swr-active-statesªclk-pins igpio15 nwsa2_swr_clk w † �data-pins igpio16 nwsa2_swr_data w † �spkr-1-sd-n-active-state igpio17 ngpio w � Äs¯spkr-2-sd-n-active-state igpio18 ngpio w � Äs±interconnect@74000002qcom,sm8550-lpass-lpiaon-noc£@�€çû interconnect@74300002qcom,sm8550-lpass-lpicx-noc£C¢çû s£interconnect@7e400002qcom,sm8550-lpass-ag-noc£äà€çû mmc@8804000$2qcom,sm8550-sdhciqcom,sdhci-msm-v5£€@ Ïßøhc_irqpwr_irq{0ƒ0„eifacecorexo J/@ Ïd, ߀hÆœX´0Ù34‰sdhc-ddrcpu-sdhc ïQ ù ^disabledopp-table2operating-points-v2s´opp-19200000³$øJµopp-50000000³úð€J�opp-100000000³õáJ�opp-202000000³ F€J¶clock-controller@aaf00002qcom,sm8550-videocc£ ¯ {)0§ÆœJ�Vcci@ac15000!2qcom,sm8550-cciqcom,msm8996-cci£ ÁP  ªÆ·{···ecamnoc_axicpas_ahbcci¸¹ º»qdefaultsleep ^disabled i2c-bus@0£cB@ i2c-bus@1£cB@ cci@ac16000!2qcom,sm8550-cciqcom,msm8996-cci£ Á`  «Æ·{··· ecamnoc_axicpas_ahbcci¼ ½qdefaultsleep ^disabled i2c-bus@0£cB@ cci@ac17000!2qcom,sm8550-cciqcom,msm8996-cci£ Áp  ¬Æ·{··· ecamnoc_axicpas_ahbcci¾¿ ÀÁqdefaultsleep ^disabled i2c-bus@0£cB@ i2c-bus@1£cB@ clock-controller@ade00002qcom,sm8550-camcc£ Þ{0)Â*ÆœJ�Vs·display-subsystem@ae000002qcom,sm8550-mdss£ àÉmdss  S×ì {Ã00Ã=;ÃÆÃÙÄ ‰mdp0-mem J/ =^okaysÅdisplay-controller@ae010002qcom,sm8550-dpu £ àð ë  ÉmdpvbifÅ 0{00ÃÃ@Ã=ÃI!ebusnrt_busifacelutcorevsyncÆœ˜ÃI¨$øXÆports port@0£endpointRÇsÐport@1£endpointRÈsÛport@2£endpointRÉsËopp-table2operating-points-v2sÆopp-200000000³ ëÂJ�opp-325000000³_@J�opp-375000000³Z ÀJ¶opp-514000000³£€J‰displayport-controller@ae900002qcom,sm8550-dpqcom,sm8350-dpP£ é é é é éÅ ({Ãà ÃÃÃ;ecore_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel˜Ãà ..N.Sdp¡XÊÆœ^okayports port@0£endpointRËsÉport@1£endpointRÌbsàopp-table2operating-points-v2sÊopp-162000000³ §ì€JÍopp-270000000³߀J�opp-540000000³ /¿J¶opp-810000000³0Gž€J‰dsi@ae94000(2qcom,sm8550-dsi-ctrlqcom,mdss-dsi-ctrl£ é@ Édsi_ctrlÅ 0{ÃÃÃBÃ8Ã0$ebytebyte_intfpixelcoreifacebusÆœ˜ÃÃC ÎÎXÏNÎSdsi ^okay *…ports port@0£endpointRÐsÇport@1£endpointRÑbsÙopp-table2operating-points-v2sÏopp-187500000³ -àJ�opp-300000000³á£J�opp-358000000³V¥€J¶panel@02visionox,vtdr6130£ÒÓ ÔÕqdefaultsleep 6Ö†× AØ ys…portendpointRÙsÑphy@ae950002qcom,sm8550-dsi-phy-4nm0£ éP éR€ éUÉdsi_phydsi_phy_lanedsi_pll{à eifacerefVÐ^okay N„sÎdsi@ae96000(2qcom,sm8550-dsi-ctrlqcom,mdss-dsi-ctrl£ é` Édsi_ctrlÅ 0{Ãà ÃDÃ:Ã0$ebytebyte_intfpixelcoreifacebusÆœ˜Ã ÃE ÚÚXÏNÚSdsi  ^disabledports port@0£endpointRÛsÈport@1£endpointphy@ae970002qcom,sm8550-dsi-phy-4nm0£ ép ér€ éuÉdsi_phydsi_phy_lanedsi_pll{à eifacerefVÐ ^disabledsÚclock-controller@af000002qcom,sm8550-dispcc£ ð\{)Â0*ÎÎÚÚ..ÆœJ�VsÃphy@88e30002qcom,sm8550-snps-eusb2-phy£Ž0TÐ{eref;0^okay†„ Z…NÜsáphy@88e80002qcom,sm8550-qmp-usb3-dp-phy£Ž€0 {0¢0¤0¥eauxrefcom_auxusb3_pipeÆ0;00 BphycommonVÐ?^okayÛ…ëÝs.ports port@0£endpointRÞsXport@1£endpointRßsãport@2£endpointRàsÌusb@a6f88002qcom,sm8550-dwc3qcom,dwc3£ oˆ =0{0 0œ00¡0ž&ecfg_noccoreifacesleepmock_utmixo˜0ž0œ¨$ø ëÂDv‚ƒ¡¡¡<øpwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irqÆ0J‰;00Ùc34$‰usb-ddrapps-usb^okayusb@a600000 2snps,dwc3£ `Í  … J/@ Ná.Susb2-phyusb3-phy h | ™ ² Ê â ú  ( > SQ bports port@0£endpointRâsport@1£endpointRãsßinterrupt-controller@b2200002qcom,sm8550-pdcqcom,pdc £ "@ðd< rà^^a}?~Ì Šûì×s¡thermal-sensor@c271000 2qcom,sm8550-tsensqcom,tsens-v2 £ ' "  ‚ ú€øuplowcritical �sýthermal-sensor@c272000 2qcom,sm8550-tsensqcom,tsens-v2 £ '  "0 ‚ û�øuplowcritical �sþthermal-sensor@c273000 2qcom,sm8550-tsensqcom,tsens-v2 £ '0 "@ ‚ ü‚øuplowcritical �sÿpower-management@c300000#2qcom,sm8550-aoss-qmpqcom,aoss-qmp£ 0(v( Š(Vs–sram@c3f00002qcom,rpmh-stats£ ?spmi@c4000002qcom,spmi-pmic-arbP£ @0 P@ D L BÐ@Écorechnlsobsrvrintrcnfg øperiph_irq v¡û ¦ ³ ×ìpmic@c2qcom,pm8010qcom,spmi-pmic£  temp-alarm@24002qcom,spmi-temp-alarm£$ $ �s pmic@d2qcom,pm8010qcom,spmi-pmic£  temp-alarm@24002qcom,spmi-temp-alarm£$ $ �s pmic@12qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    �s gpio@8800 2qcom,pm8550-gpioqcom,spmi-gpio£ˆ A ]ä  Q×ìsävolume-up-n-state igpio6 nnormal ¿ Ì ·sled-controller@ee00*2qcom,pm8550-flash-ledqcom,spmi-flash-led£î^okayled-0 nflash Ù ß ë¡  ü„€ ˆ $led-1 nflash Ù ß ë¡  ü„€ ˆ $pwm!2qcom,pm8550-pwmqcom,pm8350c-pwm 8^okaymulti-led Ù  nstatus led@1£ Ùled@2£ Ùled@3£ Ùpmic@72qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    �s gpio@8800!2qcom,pm8550b-gpioqcom,spmi-gpio£ˆ A ]å  Q×ìsåphy@fd002qcom,pm8550b-eusb2-repeater£ýÐ CV PæsÜpmic@52qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    �s gpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpio£ˆ A ]ç Q×ìsçpmic@22qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    �sgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆ A ]è Q×ìsèpmic@32qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    �sgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆ A ]é Q×ìsépmic@42qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    �sgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆ A ]ê Q×ìsêpmic@62qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    �sgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆ A ]ë Q×ìsëpmic@02qcom,pm8550qcom,spmi-pmic£ pon@13002qcom,pmk8350-pon£ Éhlospbspwrkey2qcom,pmk8350-pwrkey  \t^okayresin2qcom,pmk8350-resin ^okay \rrtc@61002qcom,pmk8350-rtc£ab Értcalarm bnvram@71002qcom,spmi-sdam£q  =qreboot-reason@48£H gsgpio@8800!2qcom,pmk8550-gpioqcom,spmi-gpio£¸ A ]ì Q×ìsìsleep-clk-state igpio3 nfunc1 l z � ¿s&pmic@a2qcom,pmr735dqcom,spmi-pmic£  temp-alarm@a002qcom,spmi-temp-alarm£   �sgpio@8800!2qcom,pmr735d-gpioqcom,spmi-gpio£ˆ A ]í Q×ìsípmic@b2qcom,pmr735dqcom,spmi-pmic£  temp-alarm@a002qcom,spmi-temp-alarm£   �sgpio@8800!2qcom,pmr735d-gpioqcom,spmi-gpio£ˆ A ]î Q×ìsîpinctrl@f1000002qcom,sm8550-tlmm£0  Ð A Q×ì ]sÓ ˆ¡ – sscci0-0-default-states¸sda-pins igpio110 ncci_i2c_sda w ̘scl-pins igpio111 ncci_i2c_scl w ̘cci0-0-sleep-statesºsda-pins igpio110 ncci_i2c_sda w «scl-pins igpio111 ncci_i2c_scl w «cci0-1-default-states¹sda-pins igpio112 ncci_i2c_sda w ̘scl-pins igpio113 ncci_i2c_scl w ̘cci0-1-sleep-states»sda-pins igpio112 ncci_i2c_sda w «scl-pins igpio113 ncci_i2c_scl w «cci1-0-default-states¼sda-pins igpio114 ncci_i2c_sda w ̘scl-pins igpio115 ncci_i2c_scl w ̘cci1-0-sleep-states½sda-pins igpio114 ncci_i2c_sda w «scl-pins igpio115 ncci_i2c_scl w «cci2-0-default-states¾sda-pins igpio74 ncci_i2c_sda w ̘scl-pins igpio75 ncci_i2c_scl w ̘cci2-0-sleep-statesÀsda-pins igpio74 ncci_i2c_sda w «scl-pins igpio75 ncci_i2c_scl w «cci2-1-default-states¿sda-pins igpio0 ncci_i2c_sda w ̘scl-pins igpio1 ncci_i2c_scl w ̘cci2-1-sleep-statesÁsda-pins igpio0 ncci_i2c_sda w «scl-pins igpio1 ncci_i2c_scl w «hub-i2c0-data-clk-state igpio16gpio17 ni2chub0_se0 w ÌsShub-i2c1-data-clk-state igpio18gpio19 ni2chub0_se1 w ÌsThub-i2c2-data-clk-state igpio20gpio21 ni2chub0_se2 w ÌsUhub-i2c3-data-clk-state igpio22gpio23 ni2chub0_se3 w Ìs[hub-i2c4-data-clk-state igpio4gpio5 ni2chub0_se4 w Ìs\hub-i2c5-data-clk-state igpio6gpio7 ni2chub0_se5 w Ìs]hub-i2c6-data-clk-state igpio8gpio9 ni2chub0_se6 w Ìs^hub-i2c7-data-clk-state igpio10gpio11 ni2chub0_se7 w Ìs_hub-i2c8-data-clk-state igpio206gpio207 ni2chub0_se8 w Ìs`hub-i2c9-data-clk-state igpio84gpio85 ni2chub0_se9 w Ìsapcie0-default-states�perst-pins igpio94 ngpio w «clkreq-pins igpio95 npcie0_clk_req_n w Ìwake-pins igpio96 ngpio w Ìpcie1-default-stateperst-pins igpio97 ngpio w «clkreq-pins igpio98 npcie1_clk_req_n w Ìwake-pins igpio99 ngpio w Ìqup-i2c0-data-clk-state igpio28gpio29 nqup1_se0 w ̘sbqup-i2c1-data-clk-state igpio32gpio33 nqup1_se1 w ̘sgqup-i2c2-data-clk-state igpio36gpio37 nqup1_se2 w ̘sjqup-i2c3-data-clk-state igpio40gpio41 nqup1_se3 w ̘smqup-i2c4-data-clk-state igpio44gpio45 nqup1_se4 w ̘spqup-i2c5-data-clk-state igpio52gpio53 nqup1_se5 w ̘swqup-i2c6-data-clk-state igpio48gpio49 nqup1_se6 w ̘szqup-i2c8-data-clk-states1scl-pins igpio57 nqup2_se0_l1_mira w ̘sda-pins igpio56 nqup2_se0_l0_mira w ̘qup-i2c9-data-clk-state igpio60gpio61 nqup2_se1 w ̘s8qup-i2c10-data-clk-state igpio64gpio65 nqup2_se2 w ̘s;qup-i2c11-data-clk-state igpio68gpio69 nqup2_se3 w ̘s>qup-i2c12-data-clk-state igpio2gpio3 nqup2_se4 w ̘sAqup-i2c13-data-clk-state igpio80gpio81 nqup2_se5 w ̘sDqup-i2c15-data-clk-state igpio72gpio106 nqup2_se7 w ̘sPqup-spi0-cs-state igpio31 nqup1_se0 w �sfqup-spi0-data-clk-state igpio28gpio29gpio30 nqup1_se0 w �sequp-spi1-cs-state igpio35 nqup1_se1 w �siqup-spi1-data-clk-state igpio32gpio33gpio34 nqup1_se1 w �shqup-spi2-cs-state igpio39 nqup1_se2 w �slqup-spi2-data-clk-state igpio36gpio37gpio38 nqup1_se2 w �skqup-spi3-cs-state igpio43 nqup1_se3 w �soqup-spi3-data-clk-state igpio40gpio41gpio42 nqup1_se3 w �snqup-spi4-cs-state igpio47 nqup1_se4 w �srqup-spi4-data-clk-state igpio44gpio45gpio46 nqup1_se4 w �sqqup-spi5-cs-state igpio55 nqup1_se5 w �syqup-spi5-data-clk-state igpio52gpio53gpio54 nqup1_se5 w �sxqup-spi6-cs-state igpio51 nqup1_se6 w �s|qup-spi6-data-clk-state igpio48gpio49gpio50 nqup1_se6 w �s{qup-spi8-cs-state igpio59 nqup2_se0_l3_mira w �s7qup-spi8-data-clk-state igpio56gpio57gpio58 nqup2_se0_l2_mira w �s6qup-spi9-cs-state igpio63 nqup2_se1 w �s:qup-spi9-data-clk-state igpio60gpio61gpio62 nqup2_se1 w �s9qup-spi10-cs-state igpio67 nqup2_se2 w �s=qup-spi10-data-clk-state igpio64gpio65gpio66 nqup2_se2 w �s<qup-spi11-cs-state igpio71 nqup2_se3 w �s@qup-spi11-data-clk-state igpio68gpio69gpio70 nqup2_se3 w �s?qup-spi12-cs-state igpio119 nqup2_se4 w �sCqup-spi12-data-clk-state igpio2gpio3gpio118 nqup2_se4 w �sBqup-spi13-cs-state igpio83 nqup2_se5 w �sFqup-spi13-data-clk-state igpio80gpio81gpio82 nqup2_se5 w �sEqup-spi15-cs-state igpio75 nqup2_se7 w �sRqup-spi15-data-clk-state igpio72gpio106gpio74 nqup2_se7 w �sQqup-uart7-default-state igpio26gpio27 nqup1_se7 w �s}qup-uart14-default-state igpio78gpio79 nqup2_se6 w ÌsGqup-uart14-cts-rts-state igpio76gpio77 nqup2_se6 w «sHsdc2-sleep-stateclk-pins isdc2_clk � wcmd-pins isdc2_cmd Ì wdata-pins isdc2_data Ì wsdc2-default-stateclk-pins isdc2_clk � wcmd-pins isdc2_cmd Ì w data-pins isdc2_data Ì w bt-default-states%bt-en-pins igpio81 ngpio w �sw-ctrl-pins igpio82 ngpio «sde-dsi-active-state igpio133 ngpio w �sÒsde-dsi-suspend-state igpio133 ngpio w «sÔsde-te-active-state igpio86 nmdp_vsync w «sÓsde-te-suspend-state igpio86 nmdp_vsync w «sÕts-irq-state igpio25 ngpio w Ìsuts-reset-state igpio24 ngpio w Ìsvwcd-reset-n-active-state igpio108 ngpio w � Äswlan-en-state igpio80 ngpio w «s$iommu@15000000/2qcom,sm8550-smmu-500qcom,smmu-500arm,mmu-500£ Œ Aabcdefghijklmnopqrstuvµ¶·¸¹º»¼½¾¿À;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY‹Œ�Ž��‘’“”•–—˜™¢£œ¥Â§¨©±²³´µ¶·¸Qs/interrupt-controller@17100000 2arm,gic-v3 £ =ì× º Ñ    smsi-controller@171400002arm,gic-v3-its£ æ õs€timer@174200002arm,armv7-timer-mem£B=  frame@17421000£BB   frame@17423000£B0    ^disabledframe@17425000£BP    ^disabledframe@17427000£Bp    ^disabledframe@17429000£B�    ^disabledframe@1742b000£B°    ^disabledframe@1742d000£BÐ    ^disabledrsc@17a00000 Wapps_rsc2qcom,rpmh-rsc@£ ¡¢£Édrv-0drv-1drv-2drv-3$    )Æ!bcm-voter2qcom,bcm-voters clock-controller2qcom,sm8550-rpmh-clkVexo{ïspower-controller2qcom,sm8550-rpmhpdXðsœopp-table2operating-points-v2sðopp-16íopp-48í0sµopp-52í4opp-56í8sÍopp-60í<opp-64í@s�opp-80íPopp-128í€s�opp-144í�opp-192íÀs¶opp-256ís‰opp-320í@opp-336íPopp-384í€opp-416í regulators-02qcom,pm8550-rpmh-regulators 9b Fñ Vñ fò {Y ‘ó ŸY ±Y ÂY Óó âò ñòôbob1 vreg_bob12K6$øIð�È¡ ¡ ¡ ¡ ¡ eð ŒÃPµÄ yslÓVãVóVóY¡sgpio-keys 2gpio-keysqdefaultkey-volume-up WVolume Up \s ä+pmic-glink'2qcom,sm8550-pmic-glinkqcom,pmic-glink  9s connector@02usb-c-connector£KdualVdualports port@0£endpointRsâport@1£endpointRsWport@2£endpointRsZsound(2qcom,sm8550-sndcardqcom,sm8450-sndcard ,SM8550-QRD�`SpkrLeft INWSA_SPK1 OUTSpkrRight INWSA_SPK2 OUTIN1_HPHLHPHL_OUTIN2_HPHRHPHR_OUTAMIC1MIC BIAS1AMIC2MIC BIAS2AMIC3MIC BIAS3AMIC4MIC BIAS3AMIC5MIC BIAS4VA DMIC0MIC BIAS1VA DMIC1MIC BIAS1VA DMIC2MIC BIAS3TX DMIC0MIC BIAS1TX DMIC1MIC BIAS2TX DMIC2MIC BIAS3TX SWR_INPUT0ADC1_OUTPUTTX SWR_INPUT1ADC2_OUTPUTTX SWR_INPUT0ADC3_OUTPUTTX SWR_INPUT1ADC4_OUTPUTwcd-playback-dai-link nWCD Playbackcpuxqcodecx«platformxwcd-capture-dai-link nWCD Capturecpuxxcodecx ²platformxwsa-dai-link nWSA Playbackcpuxicodecx!"#­platformxva-dai-link nVA Capturecpuxxcodecx¨platformxvph-pwr-regulator2regulator-fixedvph_pwr8u 68u ‚–sñwcn7850-pmu2qcom,wcn7850-pmuqdefault $%& ¨sP ºsQ†' AV¼(Êõùó òregulatorsldo0vreg_pmu_rfa_cmnsIldo1vreg_pmu_aon_0p59sJldo2vreg_pmu_wlcx_0p8sKldo3vreg_pmu_wlmx_0p85sLldo4vreg_pmu_btcmx_0p85ldo5vreg_pmu_rfa_0p8sMldo6vreg_pmu_rfa_1p2sNldo7vreg_pmu_rfa_1p8sOldo8vreg_pmu_pcie_0p9s‚ldo9vreg_pmu_pcie_1p8sƒ interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typestdout-path#clock-cellsclock-frequencyphandleclocksclock-multclock-divdevice_typeregenable-methodnext-level-cachepower-domainspower-domain-namesqcom,freq-domaincapacity-dmips-mhzdynamic-power-coefficient#cooling-cellscache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopqcom,dload-modeinterconnects#interconnect-cellsqcom,bcm-votersinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlocksqcom,client-idqcom,vmidqcom,smeminterrupts-extendedmboxesqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-ranges#reset-cells#mbox-cells#dma-cellsdma-channelsdma-channel-maskiommusdma-coherentstatusclock-namespinctrl-namespinctrl-0interconnect-namesdmasdma-namesvddrfacmn-supplyvddaon-supplyvddwlcx-supplyvddwlmx-supplyvddrfa0p8-supplyvddrfa1p2-supplyvddrfa1p8-supplymax-speedvcc-supplyretimer-switchorientation-switchremote-endpointdata-lanesmode-switchreset-gpiosavdd-supplyspi-max-frequencytouchscreen-size-xtouchscreen-size-yreg-namesbus-rangelinux,pci-domainnum-lanesinterrupt-namesinterrupt-map-maskinterrupt-mapmsi-mapiommu-mapresetsreset-namesphysphy-nameswake-gpiosperst-gpiosvddpcie0p9-supplyvddpcie1p8-supplyassigned-clocksassigned-clock-ratesclock-output-names#phy-cellsvdda-phy-supplyvdda-pll-supplyqcom,eeqcom,num-eesnum-channelsqcom,controlled-remotelylanes-per-directionrequired-oppsoperating-points-v2qcom,icevcc-max-microampvccq-supplyvccq-max-microampvdd-hba-supplyopp-hz#hwlock-cellsqcom,gmumemory-regionfirmware-nameopp-levelqcom,qmp#iommu-cells#global-interruptsqcom,smem-statesqcom,smem-state-namesqcom,gsi-loaderlabelqcom,glink-channelsqcom,non-secure-domainqcom,domainqcom,intents#sound-dai-cellsqcom,protection-domainqcom,din-portsqcom,dout-portsqcom,ports-sintervalqcom,ports-offset1qcom,ports-offset2qcom,ports-hstartqcom,ports-hstopqcom,ports-word-lengthqcom,ports-block-pack-modeqcom,ports-block-group-countqcom,ports-lane-controlqcom,rx-port-mappingpowerdown-gpiossound-name-prefixvdd-1p8-supplyvdd-io-supplyqcom,port-mappingqcom,ports-sinterval-lowqcom,tx-port-mappinggpio-controller#gpio-cellsgpio-rangespinsfunctiondrive-strengthslew-ratebias-disablebias-bus-holdoutput-highinput-enableoutput-lowqcom,dll-configqcom,ddr-configbus-widthsdhci-caps-maskpinctrl-1assigned-clock-parentsvdda-supplyvci-supplyvddio-supplyvdds-supplyvdda12-supplysnps,hird-thresholdsnps,usb2-gadget-lpm-disablesnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirksnps,dis-u1-entry-quirksnps,dis-u2-entry-quirksnps,is-utmi-l1-suspendsnps,usb3_lpm_capablesnps,usb2-lpm-disablesnps,has-lpm-erratumtx-fifo-resizeusb-role-switchqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,channelqcom,bus-idpower-sourcebias-pull-upcolorled-sourcesled-max-microampflash-max-microampflash-max-timeout-usfunction-enumerator#pwm-cellsvdd18-supplyvdd3-supplylinux,codebitsinput-disableoutput-enablewakeup-parentgpio-reserved-rangesbias-pull-down#redistributor-regionsredistributor-stridemsi-controller#msi-cellsframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idvdd-bob1-supplyvdd-bob2-supplyvdd-l1-l4-l10-supplyvdd-l2-l13-l14-supplyvdd-l3-supplyvdd-l5-l16-supplyvdd-l6-l7-supplyvdd-l8-l9-supplyvdd-l11-supplyvdd-l12-supplyvdd-l15-supplyvdd-l17-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-modevdd-l1-supplyvdd-l2-supplyvdd-s4-supplyvdd-s5-supplyvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s6-supplyvdd-l1-l2-supplyvdd-l3-l4-supplyvdd-l5-supplyvdd-l6-supplyvdd-l7-supply#freq-domain-cellsopp-peak-kBpsthermal-sensorstemperaturehysteresispolling-delay-passivetripcooling-devicenvmem-cellsnvmem-cell-namesmode-recoverymode-bootloaderserial0serial1qcom,micbias1-microvoltqcom,micbias2-microvoltqcom,micbias3-microvoltqcom,micbias4-microvoltqcom,mbhc-buttons-vthreshold-microvoltqcom,mbhc-headset-vthreshold-microvoltqcom,mbhc-headphone-vthreshold-microvoltqcom,rx-deviceqcom,tx-devicevdd-buck-supplyvdd-rxtx-supplyvdd-mic-bias-supplydebounce-intervallinux,can-disablewakeup-sourceorientation-gpiospower-roledata-roleaudio-routinglink-namesound-dairegulator-always-onregulator-boot-onwlan-enable-gpiosbt-enable-gpiosvdddig-supply