Ð þíƒ8{´(L{| ,Š8"FSony Xperia 10 IILsony,pdx201qcom,sm6125Whandsetchosen dframebuffer@5c000000Lsimple-framebufferk\¦o8u Ø|à ƒa8r8g8b8clocksxo-board Lfixed-clockŠ—$ø§sleep-clk Lfixed-clockŠ—ü ¯sleep_clk§cpus cpu@0Âcpu Lqcom,kryo260kÎpsciÜï§l2-cacheLcache §cpu@1Âcpu Lqcom,kryo260kÎpsciÜï§cpu@2Âcpu Lqcom,kryo260kÎpsciÜï§cpu@3Âcpu Lqcom,kryo260kÎpsciÜï§cpu@100Âcpu Lqcom,kryo260kÎpsciÜfï§l2-cacheLcache §cpu@101Âcpu Lqcom,kryo260kÎpsciÜfï§ cpu@102Âcpu Lqcom,kryo260kÎpsciÜfï§ cpu@103Âcpu Lqcom,kryo260kÎpsciÜfï§ cpu-mapcluster0core0core1core2core3cluster1core0core1 core2 core3 firmwarescmLqcom,scm-sm6125qcom,scmmemory@40000000k@ÂmemorypmuLarm,armv8-pmuv3 +psci Larm,psci-1.0Õsmcremoteproc#Lqcom,sm6125-rpm-procqcom,rpm-procglink-edgeLqcom,glink-rpm +Â6 G rpm-requests#Lqcom,rpm-sm6125qcom,glink-smd-rpm Nrpm_requestsclock-controllerLqcom,rpmcc-sm6125qcom,rpmccŠbixo§power-controllerLqcom,sm6125-rpmpdu‰§opp-tableLoperating-points-v2§opp1�§_opp2� opp3�0opp4�@§Popp5�€§Qopp6�À§Ropp7�§Sopp8�@opp9�€§Topp10� regulators-0Lqcom,rpm-pm6125-regulators§»s6ÝH@õ²°l1ÝO€õ*@l2ÝB@õl3ÝB@õ<@l4Ý N@õä€l5Ý%€õ-p §%l6ÝÊõ €l7Ý N@õ䀧l8Ý€õ Àl9Ýw@õî@l10Ýw@õî@§l11Ýw@õw@ §!l12Ýw@õtà§Zl13Ýw@õô@l14Ýw@õ €l15Ý/]õ1Q§l16Ýw@õ €l17Ý õåÀl18ÝO€õI€§Wl19Ý%€õ- @l20Ý%€õ- @l21Ý'¬@õ+”@l22Ý,ìõ-p §$l23Ý-ÆÀõ3á@l24Ý,ìõ-p § reserved-memory dmemory@45700000kEp`&memory@45e00000kEà&memory@45fff000kEÿð&memory@46000000kF &§memory@46200000kF Ð&memory@4ab00000kJ°P&memory@4b000000kKà&memory@52e00000kRàP&memory@53300000kS0 &memory@53500000kSPà&memory@55300000kU0à&memory@57100000kW&memory@57110000kWP&memory@57115000kWP &memory@5c000000k\ð&memory@5cf00000k\ð&memory@5f800000k_€à&memory@5e400000k^@@&memory@f3000000kó@&memory@f3400000kó@€&memory@13fc00000k?À@&memory@ffb00000kÿ° &memory@ffbc0000kÿ¼&ramoops@ffc00000LramoopskÿÄ -9Fmemory@ffd00000kÿÔ&smem Lqcom,smemP^soc@0 dÿÿÿÿ Lsimple-bushwlock@340000Lqcom,tcsr-mutexk4f§pinctrl@500000Lqcom,sm6125-tlmmkP@�@Ð@twestsoutheast +ã~ކš¦»Ì§sdc2-off-state§#clk-pins ásdc2_clkæõcmd-pins ásdc2_cmdædata-pins ásdc2_dataæsd-cd-pinságpio98gpioæõsdc2-on-state§"clk-pins ásdc2_clkæõcmd-pins ásdc2_cmdæ data-pins ásdc2_dataæ sd-cd-pinságpio98gpioæqup-i2c0-default-state ágpio0gpio1qup00æõ§(qup-i2c0-sleep-state ágpio0gpio1gpioæ§)qup-i2c1-default-state ágpio4gpio5qup01æõ§-qup-i2c1-sleep-state ágpio4gpio5gpioæ§.qup-i2c2-default-state ágpio6gpio7qup02æõ§/qup-i2c2-sleep-state ágpio6gpio7gpioæ§0qup-i2c3-default-stateágpio14gpio15qup03æõ§3qup-i2c3-sleep-stateágpio14gpio15gpioæ§4qup-i2c4-default-stateágpio16gpio17qup04æõ§5qup-i2c4-sleep-stateágpio16gpio17gpioæ§6qup-i2c5-default-stateágpio22gpio23qup10æõ§7qup-i2c5-sleep-stateágpio22gpio23gpioæ§8qup-i2c6-default-stateágpio30gpio31qup11æõ§<qup-i2c6-sleep-stateágpio30gpio31gpioæ§=qup-i2c7-default-stateágpio28gpio29qup12æõ§@qup-i2c7-sleep-stateágpio28gpio29gpioæ§Aqup-i2c8-default-stateágpio18gpio19qup13æõ§Bqup-i2c8-sleep-stateágpio18gpio19gpioæ§Cqup-i2c9-default-stateágpio10gpio11qup14æõ§Fqup-i2c9-sleep-stateágpio10gpio11gpioæ§Gqup-spi0-default-stateágpio0gpio1gpio2gpio3qup00æõ§+qup-spi0-sleep-stateágpio0gpio1gpio2gpio3gpioæõ§,qup-spi2-default-stateágpio6gpio7gpio8gpio9qup02æõ§1qup-spi2-sleep-stateágpio6gpio7gpio8gpio9gpioæõ§2qup-spi5-default-stateágpio22gpio23gpio24gpio25qup10æõ§:qup-spi5-sleep-stateágpio22gpio23gpio24gpio25gpioæõ§;qup-spi6-default-stateágpio30gpio31gpio32gpio33qup11æõ§>qup-spi6-sleep-stateágpio30gpio31gpio32gpio33gpioæõ§?qup-spi8-default-stateágpio18gpio19gpio20gpio21qup13æõ§Dqup-spi8-sleep-stateágpio18gpio19gpio20gpio21gpioæõ§Equp-spi9-default-stateágpio10gpio11gpio12gpio13qup14æõ§Hqup-spi9-sleep-stateágpio10gpio11gpio12gpio13gpioæõ§Ivol-down-n-stateágpio47gpioæõ§bmdss-te-active-sleep-stateágpio89 mdp_vsyncæ§\mdss-dsi-active-stateágpio90gpioæõ§[mdss-dsi-sleep-stateágpio90gpioæ§]clock-controller@1400000Lqcom,gcc-sm6125k@Šuibi_tcxosleep_clk b§phy@1613000Lqcom,msm8996-qusb2-phyka0€'b icfg_ahbref29okay@K[§Jspmi@1c40000Lqcom,spmi-pmic-arb(kÄààð À `tcorechnlsobsrvrintrcnfg pperiph_irq +·€ˆ ¦»pmic@0Lqcom,pm6125qcom,spmi-pmick pon@800Lqcom,pm8998-ponk•¥pwrkeyLqcom,pm8941-pwrkey+³= ¼t9okayresinLqcom,pm8941-resin+³= 9okay¼stemp-alarm@2400Lqcom,spmi-temp-alarmk$+$ÇÓthermalä§`adc@3100Lqcom,spmi-adc5k1 +1ú default §channel@0k$5ref_gndchannel@1k$ 5vref_1p25channel@6k$ 5die_tempchannel@83kƒ$5vph_pwrchannel@85k…$5vcoinchannel@4ckL$;ÈO 5xo_thermchannel@4dkMO;È$ 5rf_pa0_thermchannel@4ekNO;È$ 5quiet_thermchannel@52kRO;È$5camera_flash_thermchannel@54kTO;È$5emmc_ufs_thermchannel@55kUO;È$ 5rf_pa1_thermadc-tm@3500Lqcom,spmi-adc-tm5k5+5 ä9okay§arf-pa0-therm@0kÇMO`Èquiet-therm@1kÇNO`Èxo-therm@2kÇLO`Èrf-pa1-therm@3kÇUO`Èrtc@6000Lqcom,pm8941-rtck`a trtcalarm+a 9disabledgpio@c000 Lqcom,pm6125-gpioqcom,spmi-gpiokÀ~Ž š¦»§camera-flash-therm-stateágpio3normalw§emmc-ufs-therm-stateágpio6normalw§rf-pa1-therm-stateágpio7normalw§pmic@1Lqcom,pm6125qcom,spmi-pmicksram@45f0000Lqcom,rpm-msg-ramk_p§ mmc@4744000$Lqcom,sm6125-sdhciqcom,sdhci-msm-v5kt@tP thccqhci+\`phc_irqpwr_irqb£¤iifacecorexo ‹`’ d,°€sÀÊØ9okayå ñ!mmc@4784000$Lqcom,sm6125-sdhciqcom,sdhci-msm-v5kx@thc+^aphc_irqpwr_irqb¨©iifacecorexo ‹€"þ# defaultsleep’ d,°€sÀ9okay bå$ñ%ufs@4804000+Lqcom,sm6125-ufshcqcom,ufshcjedec,ufs-2.0k€@0�€tstdice +d@b¯¬®·¶µ±iicore_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkice_core_clk@ úð€N<4`ðÑ€xhÀá£2.rst:&?ufsphyI ‹ 9disabled§'phy@4807000Lqcom,sm6125-qmp-ufs-phyk€p ¸b³Ðirefref_auxqref2'.ufsphy’' 9disabled§&dma-controller@4a00000(Lqcom,sm6125-gpi-dmaqcom,sdm845-gpi-dmak `+OPQRSTUV]j ‹6{9okay§*geniqup@4ac0000Lqcom,geni-se-qupk¬ bŸ  im-ahbs-ahb ‹# d9okayi2c@4a80000Lqcom,geni-i2ck¨@b…ise +G(þ) defaultsleep †**‹txrx  9disabledspi@4a80000Lqcom,geni-spik¨@b…ise +G+þ, defaultsleep †**‹txrx  9disabledi2c@4a84000Lqcom,geni-i2ck¨@@b‡ise +H-þ. defaultsleep †**‹txrx 9okay—€i2c@4a88000Lqcom,geni-i2ck¨€@b‰ise +I/þ0 defaultsleep †**‹txrx 9okay—€spi@4a88000Lqcom,geni-spik¨€@b‰ise +I1þ2 defaultsleep †**‹txrx  9disabledi2c@4a8c000Lqcom,geni-i2ck¨À@b‹ise +J3þ4 defaultsleep †**‹txrx 9okay—B@i2c@4a90000Lqcom,geni-i2ck©@b�ise +K5þ6 defaultsleep †**‹txrx  9disableddma-controller@4c00000(Lqcom,sm6125-gpi-dmaqcom,sdm845-gpi-dmakÀ`+:;<=>?@A]j ‹V{ 9disabled§9geniqup@4cc0000Lqcom,geni-se-qupkÌ b¡¢ im-ahbs-ahb ‹C d 9disabledi2c@4c80000Lqcom,geni-i2ckÈ@b“ise +47þ8 defaultsleep †99‹txrx  9disabledspi@4c80000Lqcom,geni-spikÈ@b“ise +4:þ; defaultsleep †99‹txrx  9disabledi2c@4c84000Lqcom,geni-i2ckÈ@@b•ise +5<þ= defaultsleep †99‹txrx  9disabledspi@4c84000Lqcom,geni-spikÈ@@b•ise +5>þ? defaultsleep †99‹txrx  9disabledi2c@4c88000Lqcom,geni-i2ckÈ€@b—ise +6@þA defaultsleep †99‹txrx  9disabledi2c@4c8c000Lqcom,geni-i2ckÈÀ@b™ise +7BþC defaultsleep †99‹txrx  9disabledspi@4c8c000Lqcom,geni-spikÈÀ@b™ise +7DþE defaultsleep †99‹txrx  9disabledi2c@4c90000Lqcom,geni-i2ckÉ@b›ise +8FþG defaultsleep †99‹txrx  9disabledspi@4c90000Lqcom,geni-spikÉ@b›ise +8HþI defaultsleep †99‹txrx  9disabledusb@4ef8800Lqcom,sm6125-dwc3qcom,dwc3kïˆ d0bd¹­½»Í&icfg_noccoreifacesleepmock_utmixo•»¹¥$øù@«0+.þ¦*ppwr_eventqusb2_phyhs_phy_irqss_phy_irq’º9okayusb@4e00000 Lsnps,dwc3kàÍ +ÿ ‹:J ?usb2-phy×ð high-speed peripheralKsram@4690000Lqcom,rpm-statskidisplay-subsystem@5e00000Lqcom,sm6125-mdsskàtmdss +º¦»bfLLiifaceahbcore’L ‹ d9okay§Mdisplay-controller@5e01000Lqcom,sm6125-dpukà2ë  tmdpvbifM+8bhLLLLLi&ibusifacerotlutcorevsyncthrottle•L¥$ø‰N’ports port@0kendpoint%O§Xopp-tableLoperating-points-v2§Nopp-1920000005 q°<Popp-2560000005B@<Qopp-3072000005O€<Ropp-3840000005ã`<Sopp-4000000005ׄ<Tdsi@5e94000(Lqcom,sm6125-dsi-ctrlqcom,mdss-dsi-ctrlké@ tdsi_ctrlM+0bLLLLLh$ibytebyte_intfpixelcoreifacebus•LLJUU‰V’:U?dsi 9okayaWports port@0kendpoint%X§Oport@1kendpoint%Ym§^opp-tableLoperating-points-v2§Vopp-1640000005 Æq<Popp-1875000005 -à<Qpanel@0Lsamsung,sofef01-m-ams597ut01k xZ„Z[\þ]\ defaultsleepportendpoint%^§Yphy@5e94400Lqcom,sm6125-dsi-phy-14nmkéDéEéHˆtdsi_phydsi_phy_lanedsi_pllŠ'bL iifaceref<S’9okay§Uclock-controller@5f00000Lqcom,sm6125-dispcckð4bUUfg£ibi_tcxodsi0_phy_pll_out_byteclkdsi0_phy_pll_out_dsiclkdsi1_phy_pll_out_dsiclkdp_phy_pll_link_clkdp_phy_pll_vco_div_clkcfg_ahb_clkgcc_disp_gpll0_div_clk_src<_’Šu§Liommu@c600000/Lqcom,sm6125-smmu-500qcom,smmu-500arm,mmu-500k ` +QXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—‘¤§mailbox@f111000;Lqcom,sm6125-apcs-hmss-globalqcom,msm8994-apcs-kpss-globalk±§ timer@f120000Larm,armv7-timer-mem dk—$øframe@f121000½+k frame@f123000½ + k0 9disabledframe@f124000½ + k@ 9disabledframe@f125000½ + kP 9disabledframe@f126000½ + k` 9disabledframe@f127000½ + kp 9disabledframe@f128000½ +k€ 9disabledinterrupt-controller@f200000 Larm,gic-v3k 0»¦ + §timerLarm,armv8-timer0+—$øthermal-zonespm6125-thermalÊdà`tripstrip0ðsü_passivetrip1ðÁ8ü_hottrip2ð6hü _criticalrf-pa0-thermalàatripsactive-config0ðèHüè _criticalquiet-thermalàatripsactive-config0ðèHüè _criticalxo-thermalàatripsactive-config0ðèHüè _criticalrf-pa1-thermalàatripsactive-config0ðèHüè _criticalaliases/soc@0/mmc@4744000 /soc@0/mmc@4784000extcon-usbLlinux,extcon-usb-gpio f§Kgpio-keys Lgpio-keysb defaultkey-volume-down 5Volume Down  /¼r,> interrupt-parent#address-cells#size-cellsqcom,msm-idqcom,board-idmodelcompatiblechassis-typerangesregwidthheightstrideformat#clock-cellsclock-frequencyphandleclock-output-namesdevice_typeenable-methodcapacity-dmips-mhznext-level-cachecache-levelcache-unifiedcpu#reset-cellsinterruptsqcom,rpm-msg-rammboxesqcom,glink-channelsclocksclock-names#power-domain-cellsoperating-points-v2opp-levelvdd_l2_l3_l4-supplyvdd_l5_l15_l19_l20_l21_l22-supplyregulator-min-microvoltregulator-max-microvoltregulator-allow-set-loadno-maprecord-sizeconsole-sizepmsg-sizememory-regionhwlocks#hwlock-cellsreg-namesgpio-controllergpio-ranges#gpio-cellsinterrupt-controller#interrupt-cellsgpio-reserved-rangespinsdrive-strengthbias-disablebias-pull-upfunctionbias-pull-down#phy-cellsresetsstatusvdd-supplyvdda-pll-supplyvdda-phy-dpdm-supplyinterrupt-namesqcom,eeqcom,channelmode-bootloadermode-recoverydebouncelinux,codeio-channelsio-channel-names#thermal-sensor-cells#io-channel-cellspinctrl-namespinctrl-0qcom,pre-scalinglabelqcom,hw-settle-timeqcom,ratiometricqcom,hw-settle-time-usbias-high-impedanceiommuspower-domainsqcom,dll-configqcom,ddr-configbus-widthnon-removablesupports-cqevmmc-supplyvqmmc-supplypinctrl-1cd-gpiosno-sdiono-mmcfreq-table-hzreset-namesphysphy-nameslanes-per-directiondma-channelsdma-channel-mask#dma-cellsdmasdma-namesassigned-clocksassigned-clock-ratesqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkmaximum-speeddr_modeextconremote-endpointopp-hzrequired-oppsassigned-clock-parentsvdda-supplydata-lanesreset-gpiosvddio-supply#global-interrupts#iommu-cells#mbox-cellsframe-numberpolling-delay-passivethermal-sensorstemperaturehysteresismmc0mmc1id-gpiosdebounce-intervallinux,can-disablewakeup-source