Ð þíc_8[¸(§[€  ,Xiaomi Mi 4C2xiaomi,libraqcom,msm8992=handsetJûüV  c aliasesq/soc@0/mmc@f9824900v/soc@0/mmc@f98a4900chosen%{earlycon=tty0 console=tty0 maxcpus=1 „framebuffer@34000002simple-framebuffer‹@^ì�8•€œ ¨£r8g8b88ªjn±clocksxo-board 2fixed-clock¿Ì$ø Üxo_boardïsleep-clk 2fixed-clock¿Ìü Üsleep_clkïcpus cpu@0÷cpu2arm,cortex-a53‹psciïl2-cache2cache".ïcpu@1÷cpu2arm,cortex-a53‹psciïcpu@2÷cpu2arm,cortex-a53‹psciïcpu@3÷cpu2arm,cortex-a53‹psciïcpu@100÷cpu2arm,cortex-a57‹psciï l2-cache2cache".ïcpu@101÷cpu2arm,cortex-a57‹psciï cpu-mapcluster0core0<core1<core2<core3<cluster1core0< core1< firmwarescm2qcom,scm-msm8994qcom,scmmemory@80000000÷memory‹€pmu2arm,cortex-a53-pmu @psci 2arm,psci-0.2 hvcremoteproc$2qcom,msm8994-rpm-procqcom,rpm-procsmd-edge @¨K R`rpm-requests2qcom,rpm-msm8994qcom,smd-rpm prpm_requestsclock-controller2qcom,rpmcc-msm8992qcom,rpmcc¿ïEpower-controller2qcom,msm8994-rpmpd‚– opp-table2operating-points-v2ï opp1ªopp2ªopp3ªopp4ªopp5ªopp6ªregulators-02qcom,rpm-pm8994-regulators´ ÂÖçû 3Jbt†˜§s3¹Ö ÑÖ ïs4¹w@Ñw@éõˆïs5¹ ÎpÑ Îpïs7¹B@ÑB@ï l1¹B@ÑB@l2¹ÐÑÐl3¹O€ÑO€l4¹±(ѱ(l6¹w@Ñw@l8¹w@Ñw@l9¹w@Ñw@l10¹w@Ñw@l11¹O€ÑO€l12¹w@Ñw@l13¹w@Ñ-pl14¹w@Ñw@l15¹w@Ñw@l16¹)2àÑ)2àl17¹)2àÑ)2àl18¹+|ÐÑ+|Ðl19¹*¹€Ñ*¹€l20¹-pÑ-p,é²�ï l21¹-pÑ-pl22¹-ÆÀÑ-ÆÀl23¹*¹€Ñ*¹€l24¹.ë¸Ñ0°l25¹B@ÑB@l26¹lÑll27¹�Ñ�l28¹B@ÑB@l29¹*¹€Ñ*¹€l30¹w@Ñw@l31¹C¤ÑC¤l32¹w@Ñw@lvs1lvs2regulators-12qcom,rpm-pmi8994-regulators>Ls1¹£èÑ£èboost-bypass¹0°Ñ6î€reserved-memory „dfps-data@3400000‹@_memory@3401000‹@ _smem@6a00000‹  _ïmemory@c6700000‹Æp_hole@6400000‹@`_hole2@6c00000‹À@_mpss@9000000‹  _tzapp@ea00000‹ �_mdm-rfsa@ca0b0000‹Ê _rmtfs@ca1000002qcom,rmtfs-mem‹Ê_fqseecom@cb400000‹Ë@Àuadsp-rfsa@cd000000‹Í_sensor-rfsa@cd010000‹Í_ramoops@dfc000002ramoops‹ßÀ|‰•¡smem 2qcom,smem«¹Êsmp2p-lpass 2qcom,smp2pÒ»­ @žK Ü`master-kernelëmaster-kernelûslave-kernel ëslave-kernel'smp2p-modem 2qcom,smp2pÒ³¬ @K Ü`master-kernelëmaster-kernelûslave-kernel ëslave-kernel'soc@0 „ÿÿÿÿ 2simple-businterrupt-controller@f90000002qcom,msm-qgic2'‹ùù ïmailbox@f900d000%2qcom,msm8994-apcs-kpss-globalsyscon‹ùÐ 8ï watchdog@f9017000$2qcom,apss-wdt-msm8994qcom,kpss-wdt‹ùp@ªD timer@f9020000 „2arm,armv7-timer-mem‹ùframe@f9021000P@ ‹ùù frame@f9023000P @ ‹ù0 ]disabledframe@f9024000P @ ‹ù@ ]disabledframe@f9025000P @ ‹ùP ]disabledframe@f9026000P @ ‹ù` ]disabledframe@f9027000P @‹ùp ]disabledframe@f9028000P @‹ù€ ]disabledusb@f92f88002qcom,msm8994-dwc3qcom,dwc3‹ù/ˆ „0@´7…6*dpwr_eventqusb2_phyhs_phy_irqss_phy_irq ªrmŠstcoreifacesleepmock_utmi€sr�$ø'±¥usb@f9200000 2snps,dwc3‹ù Ì @ƒÂÛ óhigh-speed peripheralmmc@f9824900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4‹ù‚I ù‚@ hccore@{Šdhc_irqpwr_irqªvhtifacecorexodefaultsleep!+5?]okayM\ hmmc@f98a4900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4‹ùŠIùŠ@ hccore@}Ýdhc_irqpwr_irqª€itifacecorexodefaultsleep !!"# +$%& u'd5 ]disableddma-controller@f99040002qcom,bam-v1.7.0‹ù�@� @îª:tbam_clk~‰‘ª·ï*serial@f991e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm‹ù‘à @l tcoreifaceªH:defaultsleep!(+) ]disabledi2c@f99230002qcom,i2c-qup-v2.2.1‹ù’0 @_ª;: tcoreifaceÌ€Ä* * Étxrxdefaultsleep!++,  ]disabledspi@f99230002qcom,spi-qup-v2.2.1‹ù’0 @_ª<: tcoreifaceÄ* * Étxrxdefaultsleep!-+.  ]disabledi2c@f99240002qcom,i2c-qup-v2.2.1‹ù’@ @`ª=: tcoreifaceÌ€Ä**Étxrxdefaultsleep!/+0 ]okayi2c@f99260002qcom,i2c-qup-v2.2.1‹ù’` @bªA: tcoreifaceÌ€Ä**Étxrxdefaultsleep!1+2  ]disabledi2c@f99270002qcom,i2c-qup-v2.2.1‹ù’p @cªC: tcoreifaceÌ€Ä33Étxrxdefaultsleep!4+5 ]okayi2c@f99280002qcom,i2c-qup-v2.2.1‹ù’€ @dªE: tcoreifaceÌ€Ä**Étxrxdefaultsleep!6+7 ]okaydma-controller@f99440002qcom,bam-v1.7.0‹ù”@� @ïªMtbam_clk~‰‘ª·ï3serial@f995e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm‹ù•à @r tcoreifaceª[MÄ33Étxrxdefaultsleep!8+9]okayi2c@f99630002qcom,i2c-qup-v2.2.1‹ù–0 @eªNM tcoreifaceÌ€Ä3 3 Étxrxdefaultsleep!:+; ]okayspi@f99660002qcom,spi-qup-v2.2.1‹ù–` @hªUM tcoreifaceÄ33Étxrxdefaultsleep!<+=  ]disabledi2c@f99670002qcom,i2c-qup-v2.2.1‹ù–p @iªVM tcoreifaceÌj¸Ä33Étxrxdefaultsleep!>+? ]okayclock-controller@fc4000002qcom,gcc-msm8992¿Ó‚‹ü@  txosleepªïsram@fc4280002qcom,rpm-msg-ram‹üB€@ïrestart@fc4ab000 2qcom,pshold‹üJ°spmi@fc4cf0002qcom,spmi-pmic-arb‹üLðüL°üL  coreintrcnfg dperiph_irq @¾‰à 'pmic@02qcom,pm8994qcom,spmi-pmic‹ rtc@60002qcom,pm8941-rtc‹`a  rtcalarm@apon@8002qcom,pm8916-pon‹íýpwrkey2qcom,pm8941-pwrkey@ = !tresin2qcom,pm8941-resin@ =  ]disabledtemp-alarm@24002qcom,spmi-temp-alarm‹$@$,@8thermalIïFadc@31002qcom,spmi-vadc‹1@1 _ï@channel@7‹q‚vph_pwrchannel@8‹ ‚die_tempchannel@9‹  ‚ref_625mvchannel@a‹  ‚ref_1250mvchannel@e‹channel@f‹gpio@c000 2qcom,pm8994-gpioqcom,spmi-gpio‹Àˆ˜A¤'ïAmpps@a0002qcom,pm8994-mppqcom,spmi-mpp‹ ˆ¤˜B'ïBpmic@12qcom,pm8994qcom,spmi-pmic‹ pwm2qcom,pm8994-lpg ° ]disabledregulators2qcom,pm8994-regulatorss8¹ `@Ñ`,s11¹ ®`ѱ(,pmic@22qcom,pmi8994qcom,spmi-pmic‹ gpio@c000!2qcom,pmi8994-gpioqcom,spmi-gpio‹Àˆ˜C ¤'ïCmpps@a0002qcom,pmi8994-mppqcom,spmi-mpp‹ ˆ˜D¤'ïDpmic@32qcom,pmi8994qcom,spmi-pmic‹ pwm2qcom,pmi8994-lpg ° ]disabledregulators2qcom,pmi8994-regulatorswled@d8002qcom,pmi8994-wled‹ØÙ @ØØ dovpshort ‚backlight»Å ]disabledhwlock@fd484000(2qcom,msm8994-tcsr-mutexqcom,tcsr-mutex‹ýH@Øïpinctrl@fd5100002qcom,msm8992-pinctrl‹ýQ@ @Ј˜'’¤'ï'blsp1-uart2-default-state ægpio4gpio5 ëblsp_uart2ôï(blsp1-uart2-sleep-state ægpio4gpio5ëgpioôï)blsp2-uart2-default-stateægpio45gpio46gpio47gpio48 ëblsp_uart8ôï8blsp2-uart2-sleep-stateægpio45gpio46gpio47gpio48ëgpioôï9i2c1-default-state ægpio2gpio3 ëblsp_i2c1ôï+i2c1-sleep-state ægpio2gpio3ëgpioôï,i2c2-default-state ægpio6gpio7 ëblsp_i2c2ôï/i2c2-sleep-state ægpio6gpio7ëgpioôï0i2c4-default-stateægpio19gpio20 ëblsp_i2c4ôï1i2c4-sleep-stateægpio19gpio20ëgpioôï2i2c5-default-stateægpio23gpio24 ëblsp_i2c5ôï4i2c5-sleep-stateægpio23gpio24ëgpioôï5i2c6-default-stateægpio28gpio27 ëblsp_i2c6ôï6i2c6-sleep-stateægpio28gpio27ëgpioôï7i2c7-default-stateægpio44gpio43 ëblsp_i2c7ôï:i2c7-sleep-stateægpio44gpio43ëgpioôï;blsp2-spi10-default-stateï<default-pinsægpio53gpio54gpio55 ëblsp_spi10ô cs-pinsægpio67ëgpioôblsp2-spi10-sleep-stateægpio53gpio54gpio55ëgpioôï=i2c11-default-stateægpio83gpio84 ëblsp_i2c11ôï>i2c11-sleep-stateægpio83gpio84ëgpioôï?blsp1-spi1-default-stateï-default-pinsægpio0gpio1gpio3 ëblsp_spi1ô cs-pinsægpio8ëgpioôblsp1-spi1-sleep-stateægpio0gpio1gpio3ëgpioôï.clk-on-state æsdc1_clkôïclk-off-state æsdc1_clkôïcmd-on-state æsdc1_cmdôïcmd-off-state æsdc1_cmdôïdata-on-state æsdc1_dataôïdata-off-state æsdc1_dataôïrclk-on-state æsdc1_rclkïrclk-off-state æsdc1_rclkïsdc2-clk-on-state æsdc2_clkô ï!sdc2-clk-off-state æsdc2_clkôï$sdc2-cmd-on-state æsdc2_cmdô ï"sdc2-cmd-off-state æsdc2_cmdôï%sdc2-data-on-state æsdc2_dataô ï#sdc2-data-off-state æsdc2_dataôï&clock-controller@fd8c00002qcom,mmcc-msm8992‹ýŒR¿Ó‚Ytxogpll0mmssnoc_ahboxili_gfx3d_clk_srcdsi0plldsi0pllbytedsi1plldsi1pllbytehdmipll0ª�EE (€ �/¯0)<Ë÷98p/¯ïsram@fdd000002qcom,msm8974-ocmem‹ýÐ þÀ  ctrlmem „þÀ ªE"r tcoreiface gmu-sram@0‹timer2arm,armv8-timer0@vph-pwr-regulator2regulator-fixedvph_pwr¹6î€Ñ6î€ïthermal-zonespm8994-thermal.úDFtripspm8994-alert0Ts`ÐEpassivepm8994-critTèH`Ð Ecriticalgpio-keys 2gpio-keyskbutton ‚Volume Up xAv!s‡• interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typeqcom,msm-idqcom,pmic-idqcom,board-idmmc1mmc2bootargsrangesregwidthheightstrideformatclockspower-domains#clock-cellsclock-frequencyclock-output-namesphandledevice_typeenable-methodnext-level-cachecache-levelcache-unifiedcpuinterruptsmboxesqcom,smd-edgeqcom,remote-pidqcom,smd-channels#power-domain-cellsoperating-points-v2opp-levelvdd_l1-supplyvdd_l2_26_28-supplyvdd_l3_11-supplyvdd_l4_27_31-supplyvdd_l5_7-supplyvdd_l6_12_32-supplyvdd_l8_16_30-supplyvdd_l9_10_18_22-supplyvdd_l13_19_23_24-supplyvdd_l14_15-supplyvdd_l17_29-supplyvdd_l20_21-supplyvdd_l25-supplyvdd_lvs1_2-supplyregulator-min-microvoltregulator-max-microvoltregulator-allow-set-loadregulator-always-onregulator-system-loadregulator-boot-onvdd_s1-supplyvdd_bst_byp-supplyno-mapqcom,client-idno-memconsole-sizerecord-sizeftrace-sizepmsg-sizememory-regionqcom,rpm-msg-ramhwlocksqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cells#mbox-cellstimeout-secframe-numberstatusinterrupt-namesclock-namesassigned-clocksassigned-clock-ratesqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkmaximum-speeddr_modereg-namespinctrl-namespinctrl-0pinctrl-1bus-widthnon-removablemmc-hs400-1_8vvmmc-supplyvqmmc-supplycd-gpios#dma-cellsqcom,eeqcom,controlled-remotelynum-channelsqcom,num-eesdmasdma-names#reset-cellsqcom,channelmode-bootloadermode-recoverydebouncebias-pull-uplinux,codeio-channelsio-channel-names#thermal-sensor-cells#io-channel-cellsqcom,pre-scalinglabelgpio-controllergpio-ranges#gpio-cells#pwm-cellsqcom,cabcqcom,external-pfet#hwlock-cellspinsfunctiondrive-strengthbias-disablebias-pull-downregulator-namepolling-delay-passivethermal-sensorstemperaturehysteresisautorepeatlinux,input-typewakeup-sourcedebounce-interval