Ð þíf8^@(À^ ,ýý8  ESSony Xperia Z4 Tablet (Wi-Fi)Ysony,karin_windyqcom,apq8094dtabletaliasesq/soc@0/mmc@f9824900v/soc@0/mmc@f98a4900chosenclocksxo-board Yfixed-clock{ˆ$ø ˜xo_board«sleep-clk Yfixed-clock{ˆü ˜sleep_clk«cpus cpu@0³cpuYarm,cortex-a53¿ÃpsciÑ«l2-cacheYcacheâî«cpu@1³cpuYarm,cortex-a53¿ÃpsciÑ«cpu@2³cpuYarm,cortex-a53¿ÃpsciÑ«cpu@3³cpuYarm,cortex-a53¿ÃpsciÑ«cpu@100³cpuYarm,cortex-a57¿ÃpsciÑ«l2-cacheYcacheâî«cpu@101³cpuYarm,cortex-a57¿ÃpsciÑ« cpu@102³cpuYarm,cortex-a57¿ÃpsciÑ« cpu@103³cpuYarm,cortex-a57¿ÃpsciÑ« cpu-mapcluster0core0ücore1ücore2ücore3ücluster1core0ücore1ü core2ü core3ü firmwarescmYqcom,scm-msm8994qcom,scmmemory@80000000³memory¿€pmuYarm,cortex-a53-pmu remoteproc$Yqcom,msm8994-rpm-procqcom,rpm-procsmd-edge ¨  rpm-requestsYqcom,rpm-msm8994qcom,smd-rpm 0rpm_requestsclock-controllerYqcom,rpmcc-msm8994qcom,rpmcc{«Hpower-controllerYqcom,msm8994-rpmpdBV opp-tableYoperating-points-v2« opp1jopp2jopp3jopp4jopp5jopp6jregulators-0Yqcom,rpm-pmi8994-regulatorst‚s1•£è­£è«boost-bypass•0°­6regulators-1Yqcom,rpm-pm8994-regulatorsÅÓáïý /AWmƒ�¸ËÞñs3•Ö ­Ö «s4•w@­w@õˆ(A«s5• Îp­ Îp«s7•B@­B@l2•ЭÐ'(l3•�­�Ul4•±(­±(l6•w@­w@l8•w@­w@l9•w@­w@l10•w@­w@l11•O€­O€l12•w@­w@'(l13•w@­-p«*l14•w@­w@'(Ul15•w@­w@l16•)2à­)2àl17•)2à­)2àUl18•+|Э+|ÐAUl20•-p­-p²�(l21•-p­-p 5(«)l22•/M`­/M`Ul23•*¹€­*¹€AUl24•.븭0°l25•Ô¼­Ô¼Ul26•l­ll27•O€­O€Ul28•B@­B@'(l29•)2à­)2àUl30•w@­w@Ul31•O€­O€'(lvs1Ulvs2Ureserved-memory gdfps-data@3400000¿@nmemory@3401000¿@ nsmem@6a00000¿  n«memory@7000000¿ nmemory@ca00000¿  ðnmemory@c6400000Yqcom,rmtfs-mem¿Æ@numemory@c6700000¿Æpnmemory@c7000000¿Ç€nmemory@c9400000¿É@ðnreserved@6c00000¿À@nramoops@1fe00000Yramoops¿à „‘�©fb@40000000¿@nmemory@c7800000¿Ç€�nsmem Yqcom,smem³ÁÒsmp2p-lpass Yqcom,smp2pÚ»­ ž ä master-kernelómaster-kernelslave-kernel óslave-kernel/smp2p-modem Yqcom,smp2pÚ³¬  ä master-kernelómaster-kernelslave-kernel óslave-kernel/soc@0 gÿÿÿÿ Ysimple-businterrupt-controller@f9000000Yqcom,msm-qgic2/¿ùù «mailbox@f900d000%Yqcom,msm8994-apcs-kpss-globalsyscon¿ùÐ @« watchdog@f9017000$Yqcom,apss-wdt-msm8994qcom,kpss-wdt¿ùpLS timer@f9020000 gYarm,armv7-timer-mem¿ùframe@f9021000_ ¿ùù frame@f9023000_  ¿ù0 ldisabledframe@f9024000_  ¿ù@ ldisabledframe@f9025000_  ¿ùP ldisabledframe@f9026000_  ¿ù` ldisabledframe@f9027000_ ¿ùp ldisabledframe@f9028000_ ¿ù€ ldisabledusb@f92f8800Yqcom,msm8994-dwc3qcom,dwc3¿ù/ˆ g0´7…6*spwr_eventqusb2_phyhs_phy_irqss_phy_irq LrmŠsƒcoreifacesleepmock_utmi�srŸ$ø'´Âusb@f9200000 Ysnps,dwc3¿ù Ì ƒßø high-speed peripheralmmc@f9824900%Yqcom,msm8994-sdhciqcom,sdhci-msm-v4¿ù‚I ù‚@&hccore{Šshc_irqpwr_irqLvhƒifacecorexo0defaultsleep>H !R\ ldisabledmmc@f98a4900%Yqcom,msm8994-sdhciqcom,sdhci-msm-v4¿ùŠIùŠ@&hccore}Ýshc_irqpwr_irqL€iƒifacecorexo0defaultsleep >"#$ H%&' j(dRlokays)*dma-controller@f9904000Yqcom,bam-v1.7.0¿ù�@� îL:ƒbam_clkŒ—Ÿ¸Å«-serial@f991e000%Yqcom,msm-uartdm-v1.4qcom,msm-uartdm¿ù‘à l ƒcoreifaceLH:0defaultsleep>+H,lokayi2c@f9923000Yqcom,i2c-qup-v2.2.1¿ù’0 _L;: ƒcoreifaceˆ€Ò- - ×txrx0defaultsleep>.H/  ldisabledspi@f9923000Yqcom,spi-qup-v2.2.1¿ù’0 _L<: ƒcoreifaceÒ- - ×txrx0defaultsleep>0H1 lokayi2c@f9924000Yqcom,i2c-qup-v2.2.1¿ù’@ `L=: ƒcoreifaceˆj¸Ò--×txrx0defaultsleep>2H3 lokayi2c@f9926000Yqcom,i2c-qup-v2.2.1¿ù’` bLA: ƒcoreifaceˆ€Ò--×txrx0defaultsleep>4H5  ldisabledi2c@f9927000Yqcom,i2c-qup-v2.2.1¿ù’p cLC: ƒcoreifaceˆ€Ò66×txrx0defaultsleep>7H8  ldisabledi2c@f9928000Yqcom,i2c-qup-v2.2.1¿ù’€ dLE: ƒcoreifaceˆj¸Ò--×txrx0defaultsleep>9H: lokaydma-controller@f9944000Yqcom,bam-v1.7.0¿ù”@� ïLMƒbam_clkŒ—Ÿ¸Å«6serial@f995e000%Yqcom,msm-uartdm-v1.4qcom,msm-uartdm¿ù•à r ƒcoreifaceL[MÒ66×txrx0defaultsleep>;H<lokayi2c@f9963000Yqcom,i2c-qup-v2.2.1¿ù–0 eLNM ƒcoreifaceˆ€Ò6 6 ×txrx0defaultsleep>=H>  ldisabledspi@f9966000Yqcom,spi-qup-v2.2.1¿ù–` hLUM ƒcoreifaceÒ66×txrx0defaultsleep>?H@  ldisabledi2c@f9967000Yqcom,i2c-qup-v2.2.1¿ù–p iLVM ƒcoreifaceˆj¸Ò66×txrx0defaultsleep>AHB lokayclock-controller@fc400000Yqcom,gcc-msm8994{áB¿ü@  ƒxosleepL«sram@fc428000Yqcom,rpm-msg-ram¿üB€@«restart@fc4ab000 Yqcom,pshold¿üJ°spmi@fc4cf000Yqcom,spmi-pmic-arb¿üLðüL°üL &coreintrcnfg speriph_irq ¾—î /pmic@0Yqcom,pm8994qcom,spmi-pmic¿ rtc@6000Yqcom,pm8941-rtc¿`a &rtcalarmapon@800Yqcom,pm8916-pon¿û pwrkeyYqcom,pm8941-pwrkey= "/tresinYqcom,pm8941-resin= " ldisabledtemp-alarm@2400Yqcom,spmi-temp-alarm¿$$:CFthermalW«Jadc@3100Yqcom,spmi-vadc¿11 m«Cchannel@7¿�vph_pwrchannel@8¿ �die_tempchannel@9¿  �ref_625mvchannel@a¿  �ref_1250mvchannel@e¿channel@f¿gpio@c000 Yqcom,pm8994-gpioqcom,spmi-gpio¿À–¦D²/«Dmpps@a000Yqcom,pm8994-mppqcom,spmi-mpp¿ –²¦E/«Epmic@1Yqcom,pm8994qcom,spmi-pmic¿ pwmYqcom,pm8994-lpg ¾ ldisabledregulatorsYqcom,pm8994-regulatorspmic@2Yqcom,pmi8994qcom,spmi-pmic¿ gpio@c000!Yqcom,pmi8994-gpioqcom,spmi-gpio¿À–¦F ²/«Fmpps@a000Yqcom,pmi8994-mppqcom,spmi-mpp¿ –¦G²/«Gpmic@3Yqcom,pmi8994qcom,spmi-pmic¿ pwmYqcom,pmi8994-lpg ¾ ldisabledregulatorsYqcom,pmi8994-regulatorss2ÉVDD_GFX•ô ­ô Awled@d800Yqcom,pmi8994-wled¿ØÙ ØØ sovpshort �backlightØâ ldisabledhwlock@fd484000(Yqcom,msm8994-tcsr-mutexqcom,tcsr-mutex¿ýH@õ«pinctrl@fd510000Yqcom,msm8994-pinctrl¿ýQ@ Ж¦(’²/«(blsp1-uart2-default-state gpio4gpio5 blsp_uart2 «+blsp1-uart2-sleep-state gpio4gpio5gpio-«,blsp2-uart2-default-stategpio45gpio46gpio47gpio48 blsp_uart8 «;blsp2-uart2-sleep-stategpio45gpio46gpio47gpio48gpio «<i2c1-default-state gpio2gpio3 blsp_i2c1 «.i2c1-sleep-state gpio2gpio3gpio «/i2c2-default-state gpio6gpio7 blsp_i2c2 «2i2c2-sleep-state gpio6gpio7gpio «3i2c4-default-stategpio19gpio20 blsp_i2c4 «4i2c4-sleep-stategpio19gpio20gpio-«5i2c5-default-stategpio23gpio24 blsp_i2c5 «7i2c5-sleep-stategpio23gpio24gpio «8i2c6-default-stategpio28gpio27 blsp_i2c6 «9i2c6-sleep-stategpio28gpio27gpio «:i2c7-default-stategpio44gpio43 blsp_i2c7 «=i2c7-sleep-stategpio44gpio43gpio «>blsp2-spi10-default-state«?default-pinsgpio53gpio54gpio55 blsp_spi10 -cs-pinsgpio67gpio blsp2-spi10-sleep-stategpio53gpio54gpio55gpio «@i2c11-default-stategpio83gpio84 blsp_i2c11 «Ai2c11-sleep-stategpio83gpio84gpio «Bblsp1-spi1-default-state«0default-pinsgpio0gpio1gpio3 blsp_spi1 -cs-pinsgpio8gpio blsp1-spi1-sleep-stategpio0gpio1gpio3gpio «1clk-on-state sdc1_clk «clk-off-state sdc1_clk «cmd-on-state sdc1_cmd"«cmd-off-state sdc1_cmd"«data-on-state sdc1_data"«data-off-state sdc1_data"« rclk-on-state sdc1_rclk-«rclk-off-state sdc1_rclk-«!sdc2-clk-on-state sdc2_clk  «"sdc2-clk-off-state sdc2_clk «%sdc2-cmd-on-state sdc2_cmd" «#sdc2-cmd-off-state sdc2_cmd"«&sdc2-data-on-state sdc2_data" «$sdc2-data-off-state sdc2_data"«'ts-int-active-stategpio42gpio ts-reset-active-stategpio109gpio <clock-controller@fd8c0000Yqcom,mmcc-msm8994¿ýŒR{áBYƒxogpll0mmssnoc_ahboxili_gfx3d_clk_srcdsi0plldsi0pllbytedsi1plldsi1pllbytehdmipll0L�HH (�IIIII Ÿ/¯E�À<Ë÷98p#ÃF«Isram@fdd00000Yqcom,msm8974-ocmem¿ýÐ þÀ  &ctrlmem gþÀ LH"Ir ƒcoreiface gmu-sram@0¿timerYarm,armv8-timer0ÿÿÿÿvph-pwr-regulatorYregulator-fixedÉvph_pwr•66î€A«thermal-zonespm8994-thermalGú]Jtripspm8994-alert0msyÐlpassivepm8994-critmèHyÐ lcriticalgpio-keys Ygpio-keys„button-0 �Volume Down mD�/r ®button-1 �Volume Up mD�/s ®button-2�Camera Snapshot mD�/Ô ®button-3 �Camera Focus mD�/s ® interrupt-parent#address-cells#size-cellsqcom,msm-idqcom,pmic-idqcom,board-idmodelcompatiblechassis-typemmc1mmc2#clock-cellsclock-frequencyclock-output-namesphandledevice_typeregenable-methodnext-level-cachecache-levelcache-unifiedcpuinterruptsmboxesqcom,smd-edgeqcom,remote-pidqcom,smd-channels#power-domain-cellsoperating-points-v2opp-levelvdd_s1-supplyvdd_bst_byp-supplyregulator-min-microvoltregulator-max-microvoltvdd_s3-supplyvdd_s4-supplyvdd_s5-supplyvdd_s6-supplyvdd_s7-supplyvdd_l1-supplyvdd_l2_l26_l28-supplyvdd_l3_l11-supplyvdd_l4_l27_l31-supplyvdd_l6_l12_l32-supplyvdd_l8_l16_l30-supplyvdd_l9_l10_l18_l22-supplyvdd_l13_l19_l23_l24-supplyvdd_l14_l15-supplyvdd_l17_l29-supplyvdd_l20_l21-supplyvdd_l25-supplyvdd_lvs1_2-supplyregulator-system-loadregulator-allow-set-loadregulator-always-onregulator-boot-onrangesno-mapqcom,client-idconsole-sizerecord-sizeftrace-sizepmsg-sizememory-regionqcom,rpm-msg-ramhwlocksqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cells#mbox-cellsclockstimeout-secframe-numberstatusinterrupt-namesclock-namesassigned-clocksassigned-clock-ratespower-domainsqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkmaximum-speeddr_modereg-namespinctrl-namespinctrl-0pinctrl-1bus-widthnon-removablecd-gpiosvmmc-supplyvqmmc-supply#dma-cellsqcom,eeqcom,controlled-remotelynum-channelsqcom,num-eesdmasdma-names#reset-cellsqcom,channelmode-bootloadermode-recoverydebouncebias-pull-uplinux,codeio-channelsio-channel-names#thermal-sensor-cells#io-channel-cellsqcom,pre-scalinglabelgpio-controllergpio-ranges#gpio-cells#pwm-cellsregulator-nameqcom,cabcqcom,external-pfet#hwlock-cellspinsfunctiondrive-strengthbias-disablebias-pull-downoutput-lowpolling-delay-passivethermal-sensorstemperaturehysteresisautorepeatlinux,input-typewakeup-sourcedebounce-interval