Ð þísF8dÈ(~d�1google,tomato-rev1google,tomatomediatek,mt8195 +7Acer Tomato (rev1) boardaliases=/soc/dp-intf@1c015000F/soc/dp-intf@1c113000O/soc/mailbox@10320000T/soc/mailbox@10330000Y/soc/hdr-engine@1c114000`/soc/mutex@1c016000g/soc/mutex@1c101000n/soc/vpp-merge@1c10c000u/soc/vpp-merge@1c10d000|/soc/vpp-merge@1c10e000ƒ/soc/vpp-merge@1c10f000Š/soc/vpp-merge@1c110000‘/soc/dma-controller@1c104000œ/soc/dma-controller@1c105000§/soc/dma-controller@1c106000²/soc/dma-controller@1c107000½/soc/dma-controller@1c108000È/soc/dma-controller@1c109000Ó/soc/dma-controller@1c10a000Þ/soc/dma-controller@1c10b000é/soc/i2c@11e00000î/soc/i2c@11e01000ó/soc/i2c@11e02000ø/soc/i2c@11e03000ý/soc/i2c@11e04000/soc/i2c@11d00000/soc/i2c@11d02000 /soc/mmc@11230000/soc/mmc@11240000/soc/serial@11001100cpus+cpu@0cpuarm,cortex-a55*.psci<Pec3@`4sƒ€�@¢€¯€¼@΀Ûìû cpu@100cpuarm,cortex-a55*.psci<Pec3@`4sƒ€�@¢€¯€¼@΀Ûìû cpu@200cpuarm,cortex-a55*.psci<Pec3@`4sƒ€�@¢€¯€¼@΀Ûìû cpu@300cpuarm,cortex-a55*.psci<Pec3@`4sƒ€�@¢€¯€¼@΀Ûìûcpu@400cpuarm,cortex-a78*.psci<P�fÔÀ`sƒ�@¢¯¼@ÎÛ ìû cpu@500cpuarm,cortex-a78*.psci<P�fÔÀ`sƒ�@¢¯¼@ÎÛ ìû cpu@600cpuarm,cortex-a78*.psci<P�fÔÀ`sƒ�@¢¯¼@ÎÛ ìû cpu@700cpuarm,cortex-a78*.psci<P�fÔÀ`sƒ�@¢¯¼@ÎÛ ìû cpu-mapcluster0core0 core1 core2 core3core4core5core6core7idle-statespscicpu-retention-larm,idle-state6G2X_hDcpu-retention-barm,idle-state6G-XŒhäcpu-off-larm,idle-state6G7X›hHcpu-off-barm,idle-state6G2XÈhèl2-cache0cachey…’@¤Û…l2-cache1cachey…’@¤Û… l3-cachecachey… ’@¤…dsu-pmu arm,dsu-pmu“ ž £faildmic-codec dmic-codecª·2mt8195-soundÇ£okayÙ}çDL10_FEDPTX_BEETDM1_IN_BEETDM2_IN_BEETDM1_OUT_BEETDM2_OUT_BEUL_SRC1_BEAFE_SOF_DL2AFE_SOF_DL3AFE_SOF_UL4AFE_SOF_UL5ùdefault?HeadphoneHPOLHeadphoneHPORIN1PHeadset MicExt SpkSpeaker%mediatek,mt8195_mt6359_rt1019_rt56827mt8195_r1019_5682mm-dai-link ETDM1_IN_BE)cpuhs-playback-dai-link ETDM1_OUT_BE)cpucodec?hs-capture-dai-link ETDM2_IN_BE)cpucodec?spk-playback-dai-link ETDM2_OUT_BE)cpucodec?displayport-dai-linkDPTX_BEcodec?fixed-factor-clock-13mfixed-factor-clockIV]grclk13m2oscillator-26m fixed-clockIPŒº€rclk26moscillator-32k fixed-clockIP€rclk32kperformance-controller@11bc10mediatek,cpufreq-hw *¼ ½0 …opp-table-gpuoperating-points-v2Ÿ|opp-390000000ª>퀱 ‰hopp-410000000ªp€± ¡Òopp-431000000ª°‰À± ¡Òopp-473000000ª1h@± º<opp-515000000ª²FÀ± º<opp-556000000ª!#ã± Ò¦opp-598000000ª#¤Á€± ëopp-640000000ª&% ± ëopp-670000000ª'ïc€± äopp-700000000ª)¹'± L¸opp-730000000ª+‚ꀱ }Œopp-760000000ª-L®± ®`opp-790000000ª/q€± ß4opp-820000000ª0à5± opp-850000000ª2©ø€± @Üopp-880000000ª4s¼± q°pmu-a55arm,cortex-a55-pmu “pmu-a78arm,cortex-a78-pmu “psci arm,psci-1.05smctimerarm,armv8-timer @“   soc+ simple-bus¿Æinterrupt-controller@c000000 arm,gic-v3Ñâ ù *   “ ppi-partitionsinterrupt-partition-0. interrupt-partition-1.syscon@10000000 mediatek,mt8195-topckgensyscon*I!syscon@10001000#mediatek,mt8195-infracfg_aosyscon*I7"syscon@10003000mediatek,mt8195-pericfgsyscon*0IHpinctrl@10005000mediatek,mt8195-pinctrl€*PÑÓÔâëô°BDiocfg0iocfg_bmiocfg_bliocfg_briocfg_lmiocfg_rbiocfg_tleintN^j�ù“ëÑvùdefault>šI2S_SPKR_MCLKI2S_SPKR_DATAINI2S_SPKR_LRCKI2S_SPKR_BCLKEC_AP_INT_ODLAP_FLASH_WP_LTCHPAD_INT_ODLEDP_HPD_1V8AP_I2C_CAM_SDAAP_I2C_CAM_SCLAP_I2C_TCHPAD_SDA_1V8AP_I2C_TCHPAD_SCL_1V8AP_I2C_AUD_SDAAP_I2C_AUD_SCLAP_I2C_TPM_SDA_1V8AP_I2C_TPM_SCL_1V8AP_I2C_TCHSCR_SDA_1V8AP_I2C_TCHSCR_SCL_1V8EC_AP_HPD_ODPCIE_NVME_RST_LPCIE_NVME_CLKREQ_ODLPCIE_RST_1V8_LPCIE_CLKREQ_1V8_ODLPCIE_WAKE_1V8_ODLCLK_24M_CAM0CAM1_SEN_ENAP_I2C_PWR_SCL_1V8AP_I2C_PWR_SDA_1V8AP_I2C_MISC_SCLAP_I2C_MISC_SDAEN_PP5000_HDMI_XAP_HDMITX_HTPLGAP_HDMITX_SCL_1V8AP_HDMITX_SDA_1V8AP_RTC_CLK32KAP_EC_WATCHDOG_LSRCLKENA0SRCLKENA1PWRAP_SPI0_CS_LPWRAP_SPI0_CKPWRAP_SPI0_MOSIPWRAP_SPI0_MISOSPMI_SCLSPMI_SDAI2S_HP_DATAINI2S_HP_MCLKI2S_HP_BCKI2S_HP_LRCKI2S_HP_DATAOUTSD_CD_ODLEN_PP3300_DISP_XTCHSCR_RST_1V8_LTCHSCR_REPORT_DISABLEEN_PP3300_WLAN_XBT_KILL_1V8_LI2S_SPKR_DATAOUTWIFI_KILL_1V8_LBEEP_ONSCP_I2C_SENSOR_SCL_1V8SCP_I2C_SENSOR_SDA_1V8AUD_CLK_MOSIAUD_SYNC_MOSIAUD_DAT_MOSI0AUD_DAT_MOSI1AUD_DAT_MISO0AUD_DAT_MISO1AUD_DAT_MISO2SCP_VREQ_VAOAP_SPI_GSC_TPM_CLKAP_SPI_GSC_TPM_MOSIAP_SPI_GSC_TPM_CS_LAP_SPI_GSC_TPM_MISOEN_PP1000_CAM_XAP_EDP_BKLTENUSB3_HUB_RST_LWLAN_ALERT_ODLEC_IN_RW_ODLGSC_AP_INT_ODLHP_INT_ODLCAM0_RST_LCAM1_RST_LTCHSCR_INT_1V8_LCAM1_DET_LRST_ALC1011_LBL_PWM_1V8UART_AP_TX_DBG_RXUART_DBG_TX_AP_RXEN_SPKRAP_EC_WARM_RST_REQUART_SCP_TX_DBGCON_RXUART_DBGCON_TX_SCP_RXKPCOL0MT6315_GPU_INTMT6315_PROC_BC_INTSD_CMDSD_CLKSD_DAT0SD_DAT1SD_DAT2SD_DAT3EMMC_DAT7EMMC_DAT6EMMC_DAT5EMMC_DAT4EMMC_RSTBEMMC_CMDEMMC_CLKEMMC_DAT3EMMC_DAT2EMMC_DAT1EMMC_DAT0EMMC_DSLMT6360_INT_ODLSCP_JTAG0_TRSTNAP_SPI_EC_CS_LAP_SPI_EC_CLKAP_SPI_EC_MOSIAP_SPI_EC_MISOSCP_JTAG0_TMSSCP_JTAG0_TCKSCP_JTAG0_TDOSCP_JTAG0_TDIAP_SPI_FLASH_CS_LAP_SPI_FLASH_CLKAP_SPI_FLASH_MOSIAP_SPI_FLASH_MISOaudio-default-pinspins-cmd-datDªEFGHIJK<12345pins-hp-jack-int-odlªY±¾ecr50-irq-default-pinskpins-gsc-ap-int-odlªX±cros-ec-irq-default-pins>pins-ec-ap-int-odlª¾e±edptx-default-pins³pins-cmd-datª¾disp-pwm0-default-pinsBpins-disp-pwmªRadptx-default-pins¹pins-cmd-datª¾i2c0-default-pinsbpins-busª ËØèi2c1-default-pinscpins-busª  ¾èØèi2c2-default-pinsfpins-busª  ËØèi2c3-default-pinsjpins-busª¾èØèi2c4-default-pinslpins-busª¾èði2c5-default-pins^pins-busªËØèi2c7-default-pins_pins-busªËmmc0-default-pinsKpins-cmd-dat$ª~}|{wvuty±ð¾epins-clkªzðÿfpins-rstªxð¾emmc0-uhs-pinsLpins-cmd-dat$ª~}|{wvuty±ð¾epins-clkªzðÿfpins-dsªðÿfpins-rstªxð¾emmc1-detect-pinsPpins-insertª6¾mmc1-default-pinsOpins-cmd-datªnpqrs±ð¾epins-clkªoðÿfnor-default-pins\pins-ck-io ªŽ��ðÿpins-csªŒð¾pcie0-default-pinspins-bus ª¾pcie1-default-pins[pins-bus ª¾panel-pwr-default-pinsÉpins-vreg-enª7pio-default-pinspins-wifi-enableª:ðpins-low-power-pd,ª./0ABCD€�±ÿpins-low-power-pupd<ªMNOPSUZ[]^_`hik±ÿert1019p-default-pinsËpins-amp-sdbªdscp-default-pins4pins-vreqªL˱spi0-default-pins=pins-cs-mosi-clk ª„†…Ëpins-misoª‡ÿsubpmic-default-pins`pins-subpmic-int-nª‚±¾trackpad-default-pinsdpins-int-nª±¾touchscreen-default-pinsmpins-int-nª\±¾epins-rstª8pins-report-swª9syscon@10006000)mediatek,mt8195-scpsyssysconsimple-mfd*`power-controller!mediatek,mt8195-power-controller+%6power-domain@8*+%9power-domain@9* V !GmfgaltS"+%9#power-domain@10* %power-domain@11* %power-domain@12* %power-domain@13* %power-domain@14*%power-domain@15*ØV!!!! !@!A!K!à$ $ $$$$$$$$$$$$$$$$$ Gvppsysvppsys1vppsys2vppsys3vppsys4vppsys5vppsys6vppsys7vppsys0-0vppsys0-1vppsys0-2vppsys0-3vppsys0-4vppsys0-5vppsys0-6vppsys0-7vppsys0-8vppsys0-9vppsys0-10vppsys0-11vppsys0-12vppsys0-13vppsys0-14vppsys0-15vppsys0-16vppsys0-17vppsys0-18S"+%power-domain@16*8V!â%$%%%&%'%(%)DGvdosys0vdosys0-0vdosys0-1vdosys0-2vdosys0-3vdosys0-4vdosys0-5S"+%power-domain@17*V!á&&Gvppsys1vppsys1-0vppsys1-1S"%power-domain@22* V''''$Gwepsys-0wepsys-1wepsys-2wepsys-3S"%power-domain@23*V(Gvdec0-0S"+%power-domain@24*V)Gvdec1-0S"%power-domain@25*V*Gvdec2-0S"%power-domain@26*V+ Gvenc0-larbS"+%power-domain@27*V, Gvenc1-larbS"%power-domain@18* V!ã---&Gvdosys1vdosys1-0vdosys1-1vdosys1-2S"+%power-domain@19*S"%power-domain@20*S"%power-domain@21*V!QGhdmi_tx%power-domain@28*V..  Gimg-0img-1S"+%power-domain@29*%power-domain@30*V!./Gipeipe-0ipe-1S"%power-domain@31*(V00000Gcam-0cam-1cam-2cam-3cam-4S"+%power-domain@32* %power-domain@33*!%power-domain@34*"%power-domain@0*S"%power-domain@1*S"%power-domain@2*%power-domain@3*%power-domain@4*V!5!7Gcsi_rx_topcsi_rx_top1%power-domain@5*V1 Gether%power-domain@6*V!X!n Gadspadsp1+S"%power-domain@7* V!g!"!n"2Gaudioaudio1audio2audio3S"%watchdog@10007000mediatek,mt8195-wdt*p7;syscon@1000c000"mediatek,mt8195-apmixedsyssyscon*ÀI timer@10017000,mediatek,mt8195-timermediatek,mt6765-timer*p“ V2pwrap@10024000mediatek,mt8195-pwrapsyscon*@Dpwrap“óV"" Gspiwrape!$u!Ëpmicmediatek,mt6359ùÑ ŒÞadcmediatek,mt6359-auxadc mt6359codec²Åregulatorsmediatek,mt6359-regulatorbuck_vs1Ùvs1è 5!‘À4buck_vgpu11Ùvgpu11è€7HˆÈ ]4buck_vmodemÙvmodemè€ÈàH*Èbuck_vpuÙvpuè€7HˆÈ ]4buck_vcoreÙvcoreè€Ö HˆÈ ]4buck_vs2Ùvs2è 5j4buck_vpaÙvpaè¡ 7±Ð,buck_vproc2Ùvproc2è€7HLÈ ]buck_vproc1Ùvproc1è€7HLÈ ]buck_vcore_sshub Ùvcore_sshubè€7buck_vgpu11_sshub Ùvgpu11_sshubèdpdp4ldo_vaud18Ùvaud18èw@w@ðldo_vsim1Ùvsim1èð /M`ldo_vibrÙvibrèO€2Z ldo_vrf12Ùvrf12èÈàÖ 4ldo_vusbÙvusbè-ÆÀ-ÆÀÀ4Ildo_vsram_proc2 Ùvsram_proc2è¡ ½¶HLð4ldo_vio18Ùvio18èð ýàÀ4gldo_vcamioÙvcamioèð ýàldo_vcn18Ùvcn18èw@w@ðldo_vfe28Ùvfe28è*¹€*¹€xldo_vcn13Ùvcn13è » Ö ldo_vcn33_1_bt Ùvcn33_1_btè*¹€5gàldo_vcn33_1_wifi Ùvcn33_1_wifiè*¹€5gàldo_vaux18Ùvaux18èw@w@ð4ldo_vsram_others Ùvsram_othersè q° q°Hˆð#ldo_vefuseÙvefuseèð „€ldo_vxo22Ùvxo22èw@!‘À4ldo_vrfckÙvrfckèã`ð ldo_vrfck_1ÙvrfckèëÀjldo_vbif28Ùvbif28è*¹€*¹€ðldo_vio28Ùvio28è*¹€2Z 4ldo_vemcÙvemcè,@ 2Z ldo_vemc_1Ùvemcè&% 2Z Mldo_vcn33_2_bt Ùvcn33_2_btè*¹€5gàldo_vcn33_2_wifi Ùvcn33_2_wifiè*¹€5gàldo_va12Ùva12èO€Ö 4ldo_va09Ùva09è 5O€ldo_vrf18Ùvrf18èð žPldo_vsram_md Ùvsram_mdè¡ ½¶H*ðldo_vufsÙvufsèð ýà4Nldo_vm18Ùvm18èð ýà4ldo_vbbckÙvbbckèÈàO€ldo_vsram_proc1 Ùvsram_proc1è¡ ½¶HLð4ldo_vsim2Ùvsim2èð /M`ldo_vsram_others_sshubÙvsram_others_sshubè¡ ½¶rtcmediatek,mt6358-rtcspmi@10027000mediatek,mt8195-spmi *p� DpmifspmimstV""!E(Gpmif_sys_ckpmif_tmr_ckspmimst_clk_muxe!$u!Ë+mt6315@6mediatek,mt6315-regulator*regulatorsvbuck1ÙVbcpuè€7Hj ]4 mt6315@7mediatek,mt6315-regulator*regulatorsvbuck1ÙVgpuè€7Hj ]infra-iommu@10315000mediatek,mt8195-iommu-infra*1PPP“uVmailbox@10320000mediatek,mt8195-gce*2@“â‚V"Ÿmailbox@10330000mediatek,mt8195-gce*3@“ä‚V"}scp@10500000mediatek,mt8195-scp0*Prp€Dsramcfgl1tcm“ΣokayŽmediatek/mt8195/scp.imgœ3ùdefault4~cros-ec-rpmsggoogle,cros-ec-rpmsgªcros-ec-rpmsgclock-controller@10720000mediatek,mt8195-scp_adsp*rI5dsp@10803000mediatek,mt8195-dsp *€0„ Dcfgsram,V!X!n!Š5!#KGadsp_selclk26m_ckaudio_local_busmainpll_d7_d2scp_adsp_audiodspaudio_h¾6Ìrxtx×78£okayœ9:mailbox@10816000mediatek,mt8195-adsp-mbox‚*�`“¾7mailbox@10817000mediatek,mt8195-adsp-mbox‚*�p“¿8mt8195-afe-pcm@10890000mediatek,mt8195-audio*‰Þ!¾6“6ð; ÷audiosys”V  !Ú!Û!Ü!Ý!ß!g!"!#!n!e!a!b!c!d"25óGclk26mapll1_ckapll2_ckapll12_div0apll12_div1apll12_div2apll12_div3apll12_div9a1sys_hp_selaud_intbus_selaudio_h_selaudio_local_bus_seldptx_m_seli2so1_m_seli2so2_m_seli2si1_m_seli2si2_m_selinfra_ao_audio_26m_bscp_adsp_audiodsp£okay#œ<serial@11001100*mediatek,mt8195-uartmediatek,mt6577-uart*“� V" Gbaudbus£okayserial@11001200*mediatek,mt8195-uartmediatek,mt6577-uart*“Ž V" Gbaudbus £disabledserial@11001300*mediatek,mt8195-uartmediatek,mt6577-uart*“� V" Gbaudbus £disabledserial@11001400*mediatek,mt8195-uartmediatek,mt6577-uart*“Ó V" Gbaudbus £disabledserial@11001500*mediatek,mt8195-uartmediatek,mt6577-uart*“Ô V" Gbaudbus £disabledserial@11001600*mediatek,mt8195-uartmediatek,mt6577-uart*“Õ V" Gbaudbus £disabledauxadc@11002000.mediatek,mt8195-auxadcmediatek,mt8173-auxadc* V"Gmain £okayÊsyscon@11003000"mediatek,mt8195-pericfg_aosyscon*0I1spi@1100a000(mediatek,mt8195-spimediatek,mt6765-spi+* “¿V!™!"Gparent-clksel-clkspi-clk£okayùdefault=Dec@0+google,cros-ec-spi* Œùdefault>X-ÆÀji2c-tunnelgoogle,cros-ec-i2c-tunnelx+sbs-battery@bsbs,sbs-battery* Šžregulator@0google,cros-ec-regulator*Ùmt_pmic_vmc_ldoèO€6î€Rregulator@1google,cros-ec-regulator*Ùmt_pmic_vmch_ldoè)2à6î€Qtypecgoogle,cros-ec-typec+connector@0usb-c-connector*³dual¾hostÈsourceconnector@1usb-c-connector*³dual¾hostÈsourcekeyboard-controllergoogle,cros-ec-keyb×ç úDž­txcàá q rs}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g i4!  thermal-sensor@1100b000mediatek,mt8195-lvts-ap*° “©V"ð"6?@$Blvts-calib-data-1lvts-calib-data-2SÄsvs@1100bc00mediatek,mt8195-svs*¼“ÇV"Gmain6A?(Bsvs-calibration-datat-calibration-datað"÷svs_rstpwm@1100e0002mediatek,mt8195-disp-pwmmediatek,mt8183-disp-pwm*à“˾6iV!*"0Gmainmm£okayùdefaultBÇpwm@1100f0002mediatek,mt8195-disp-pwmmediatek,mt8183-disp-pwm*ð“iV!+"NGmainmm £disabledspi@11010000(mediatek,mt8195-spimediatek,mt6765-spi+*“ÀV!™!"3Gparent-clksel-clkspi-clk £disabledspi@11012000(mediatek,mt8195-spimediatek,mt6765-spi+* “ÁV!™!"4Gparent-clksel-clkspi-clk £disabledspi@11013000(mediatek,mt8195-spimediatek,mt6765-spi+*0“ÂV!™!"5Gparent-clksel-clkspi-clk £disabledspi@11018000(mediatek,mt8195-spimediatek,mt6765-spi+*€“ÃV!™!"<Gparent-clksel-clkspi-clk £disabledspi@11019000(mediatek,mt8195-spimediatek,mt6765-spi+*�“ÄV!™!"=Gparent-clksel-clkspi-clk £disabledspi@1101d000mediatek,mt8195-spi-slave*ГÅV"RGspie!u!˜ £disabledspi@1101e000mediatek,mt8195-spi-slave*à“ÆV"SGspie!u!˜ £disabledethernet@11021000&mediatek,mt8195-gmacsnps,dwmac-5.10a*@“Ìtmacirq.Gaxiapbmac_mainptp_refrmii_internalmac_cg0V11!R!S!T1 e!R!S!Tu!Â!Ã!ľ6„"•C¥D¸EËÖá £disabledmdiosnps,dwmac-mdio+stmmac-axi-configîþ Crx-queues-config  .Dqueue0 ? Rqueue1 ? Rqueue2 ? Rqueue3 ? Rtx-queues-config j €Equeue0 ’ ? žqueue1 ’ ? žqueue2 ’ ? žqueue3 ’ ? žusb@11201000#mediatek,mt8195-mtu3mediatek,mtu3 * -ÿ > Dmacippc¿ ?+“€V"/!í"BGsys_ckref_ckmcu_ck ¬FGj ±Hg£okay Èhost ÐIusb@0'mediatek,mt8195-xhcimediatek,mtk-xhci*Dmac“�e!,!-u!–!–$V"/!í "B$Gsys_ckref_ckmcu_ckdma_ckxhci_ck£okay Þ  ìJmmc@11230000(mediatek,mt8195-mmcmediatek,mt8183-mmc *#õ“ƒV!""Gsourcehclksource_cg£okay ø   %L\ ë 4 C R Z `ùdefaultstate_uhsK nL xM „Nmmc@11240000(mediatek,mt8195-mmcmediatek,mt8183-mmc *$Ç“‡V!""$Gsourcehclksource_cge!u!¿£okay ø ‘ ¢6\ ë « Rùdefaultstate_uhsOP nO ² ¿ xQ „Rmmc@11250000(mediatek,mt8195-mmcmediatek,mt8183-mmc *%擈V! ""IGsourcehclksource_cge! u!¿ £disabledthermal-sensor@11278000mediatek,mt8195-lvts-mcu*'€“ªV"ð"6?@$Blvts-calib-data-1lvts-calib-data-2S»usb@11290000'mediatek,mt8195-xhcimediatek,mtk-xhci *))> Dmacippc“ ¬Se!.!/u!–!–$V1!ï 1$Gsys_ckref_ckmcu_ckdma_ckxhci_ck ±Hhj£okay Þ  ÐI ìJ Íusb@112a1000#mediatek,mt8195-mtu3mediatek,mtu3 **-ÿ*> Dmacippc¿*?+“e!0u!–V1!ñ1Gsys_ckref_ckmcu_ck ¬Tj ±Hi£okay Èhost ÐIusb@0'mediatek,mt8195-xhcimediatek,mtk-xhci*Dmac“e!1u!–V1Gsys_ck£okay ìJusb@112b1000#mediatek,mt8195-mtu3mediatek,mtu3 *+-ÿ+> Dmacippc¿+?+“e!2u!–V1!ó1 Gsys_ckref_ckmcu_ck ¬Uj ±Hj£okay Èhost ÐIusb@0'mediatek,mt8195-xhcimediatek,mtk-xhci*Dmac“e!3u!–V1 Gsys_ck£okay â ìJpcie@112f0000*mediatek,mt8195-pciemediatek,mt8192-pciepci+*/@ Dpcie-mac“ óÿ8¿� ‚ à ýV 0V"V"#"&"+"K1/Gpl_250mtl_26mtl_96mtl_32kperi_26mperi_meme!Gu! ¬W pcie-phy¾6ð"÷macÑ ` 3XXXX £disabledinterrupt-controllerùÑXpcie@112f8000*mediatek,mt8195-pciemediatek,mt8192-pciepci+*/€@ Dpcie-mac“ óÿ8¿�$$ ‚$ $ à ýV (V"W"X"Q1/Gpl_250mtl_26mtl_96mtl_32kperi_26mperi_meme!Hu! ¬Y pcie-phy¾6Ñ ` 3ZZZZ£okayùdefault[interrupt-controllerùÑZspi@1132c000(mediatek,mt8195-normediatek,mt8173-nor*2À“9V!o11 Gspisfaxi+£okayùdefault\flash@0jedec,spi-nor*Xu A Refuse@11c10000%mediatek,mt8195-efusemediatek,efuse*Á+usb3-tx-imp@184,1*„ csusb3-rx-imp@184,2*„ crusb3-intr@185*… cqusb3-tx-imp@186,1*† cpusb3-rx-imp@186,2*† cousb3-intr@187*‡ cnusb2-intr-p0@188,1*ˆ cusb2-intr-p1@188,2*ˆ cusb2-intr-p2@189,1*‰ cusb2-intr-p3@189,2*‰ cpciephy-rx-ln1@190,1*� czpciephy-tx-ln1-nmos@190,2*� cypciephy-tx-ln1-pmos@191,1*‘ cxpciephy-rx-ln0@191,2*‘ cwpciephy-tx-ln0-nmos@192,1*’ cvpciephy-tx-ln0-pmos@192,2*’ cupciephy-glb-intr@193*“ ctdp-data@1ac*¬²lvts1-calib@1bc*¼?lvts2-calib@1d0*Ð8@svs-calib@580*€dAsocinfo-data1@7a0* t-phy@11c40000.mediatek,mt8195-tphymediatek,generic-tphy-v3+¿Ä£okayusb-phy@0*V!òGref hTt-phy@11c50000.mediatek,mt8195-tphymediatek,generic-tphy-v3+¿Å£okayusb-phy@0*V!ôGref hUdsi-phy@11c800000mediatek,mt8195-mipi-txmediatek,mt8183-mipi-tx*ÈV rmipi_tx0_pllI h £disabled dsi-phy@11c900000mediatek,mt8195-mipi-txmediatek,mt8183-mipi-tx*ÉV rmipi_tx1_pllI h £disabled¡i2c@11d00000(mediatek,mt8195-i2cmediatek,mt8192-i2c *Ð"€€“š]V]"; Gmaindma+£okayP€ùdefault^i2c@11d01000(mediatek,mt8195-i2cmediatek,mt8192-i2c *Ð"€“›]V]"; Gmaindma+ £disabledi2c@11d02000(mediatek,mt8195-i2cmediatek,mt8192-i2c *Ð "€€“œ]V]"; Gmaindma+£okayP€ùdefault_pmic@34Ñmediatek,mt6360*4ù Œ‚tIRQBùdefault`jclock-controller@11d03000mediatek,mt8195-imp_iic_wrap_s*Ð0I]i2c@11e00000(mediatek,mt8195-i2cmediatek,mt8192-i2c *à"€€“�]Va"; Gmaindma+£okayP€ùdefaultbi2c@11e01000(mediatek,mt8195-i2cmediatek,mt8192-i2c *à"€““]Va"; Gmaindma+£okayP€ s0Ôùdefaultctrackpad@15elan,ekth3000* Œùdefaultd �eji2c@11e02000(mediatek,mt8195-i2cmediatek,mt8192-i2c *à "€€“–]Va"; Gmaindma+£okayP€ùdefaultfcodec@1a* ŒY ˜ © ¸g Äh Òirealtek,rt5682i Þi2c@11e03000(mediatek,mt8195-i2cmediatek,mt8192-i2c *à0"€€“˜]Va"; Gmaindma+£okayP€ùdefaultjtpm@50 google,cr50*P ŒXùdefaultki2c@11e04000(mediatek,mt8195-i2cmediatek,mt8192-i2c *à@"€“™]Va"; Gmaindma+£okayP€ùdefaultltouchscreen@10 hid-over-i2c* ó Œ\ùdefaultm   e£okayclock-controller@11e05000mediatek,mt8195-imp_iic_wrap_w*àPIat-phy@11e30000.mediatek,mt8195-tphymediatek,generic-tphy-v3+¿ã¾6£okayusb-phy@0* V!ð Grefda_ref hSusb-phy@700*V !ð Grefda_ref 6nopBintrrx_imptx_imp hYt-phy@11e40000.mediatek,mt8195-tphymediatek,generic-tphy-v3+¿ä£okayusb-phy@0* V!î Grefda_ref hFusb-phy@700*V !î Grefda_ref 6qrsBintrrx_imptx_imp hGphy@11e80000mediatek,mt8195-pcie-phy*èDsif6tuvwxyzGBglb_intrtx_ln0_pmostx_ln0_nmosrx_ln0tx_ln1_pmostx_ln1_nmosrx_ln1¾6 h £disabledWufs-phy@11fa0000.mediatek,mt8195-ufsphymediatek,mt8183-ufsphy*úÀV Gunipromp h £disabledgpu@13000000>mediatek,mt8195-malimediatek,mt8192-maliarm,mali-valhall-jm*@V{0“�Œ‹ tjobmmugpu $|(¾6 6 6 6 6 8core0core1core2core3core4£okay Kclock-controller@13fbf000mediatek,mt8195-mfgcfg*ûðI{syscon@14000000mediatek,mt8195-vppsys0syscon*I W}$dma-controller@14001000mediatek,mt8195-mdp3-rdma* W} o  ƒ~¾6 �€V$<×} } }}} —display@14002000mediatek,mt8195-mdp3-fg*  W} V$display@14003000mediatek,mt8195-mdp3-stitch*0 W}0V$display@14004000mediatek,mt8195-mdp3-hdr*@ W}@V$"display@14005000mediatek,mt8195-mdp3-aal*P“F W}PV$ ¾6display@140060002mediatek,mt8195-mdp3-rszmediatek,mt8183-mdp3-rsz*` W}` o%V$ display@14007000mediatek,mt8195-mdp3-tdshp*p W}pV$#display@14008000mediatek,mt8195-mdp3-color*€“I W}€V$$¾6display@14009000mediatek,mt8195-mdp3-ovl*�“J W}�V$%¾6 �‚display@1400a000mediatek,mt8195-mdp3-padding*  W} V$¾6display@1400b000mediatek,mt8195-mdp3-tcc*° W}°V$dma-controller@1400c0004mediatek,mt8195-mdp3-wrotmediatek,mt8183-mdp3-wrot*À W}À o +V$ �ƒ¾6 —mutex@1400f000mediatek,mt8195-vpp-mutex*ð“P W}ðV$¾6smi@14010000mediatek,mt8195-smi-sub-common*V$$$Gapbsmigals0 ¢€¾6�smi@14011000mediatek,mt8195-smi-sub-common*V$$$Gapbsmigals0 ¢€¾6žsmi@14012000mediatek,mt8195-smi-common-vpp*  V$$$$Gapbsmigals0gals1¾6€larb@14013000mediatek,mt8195-smi-larb*0 ¯ ¢�V$$Gapbsmi¾6„iommu@14018000mediatek,mt8195-iommu-vpp*€8 À‚ƒ„…†‡ˆ‰Š‹Œ�Ž�“RV$Gbclku¾6clock-controller@14e00000mediatek,mt8195-wpesys*àI'clock-controller@14e02000mediatek,mt8195-wpesys_vpp0*à Iclock-controller@14e03000mediatek,mt8195-wpesys_vpp1*à0Ilarb@14e04000mediatek,mt8195-smi-larb*à@ ¯ ¢�V''Gapbsmi¾6¦larb@14e05000mediatek,mt8195-smi-larb*àP ¯ ¢€V''$ Gapbsmigals¾6†syscon@14f00000mediatek,mt8195-vppsys1syscon*ðI W} &mutex@14f01000mediatek,mt8195-vpp-mutex*ð“{ W} V&'¾6larb@14f02000mediatek,mt8195-smi-larb*ð  ¯ ¢�V&&$ Gapbsmigals¾6¥larb@14f03000mediatek,mt8195-smi-larb*ð0 ¯ ¢�V&&$ Gapbsmigals¾6…display@14f06000mediatek,mt8195-mdp3-split*ð` W} `V&&+&,¾6display@14f07000mediatek,mt8195-mdp3-tcc*ðp W} pV&dma-controller@14f08000mediatek,mt8195-mdp3-rdma*ð€ W} € o„¨V& �‘ ¾6 —dma-controller@14f09000mediatek,mt8195-mdp3-rdma*ð� W} � o…©V&  �‘¤¾6 —dma-controller@14f0a000mediatek,mt8195-mdp3-rdma*ð  W}   o†ªV&  �À¾6 —display@14f0b000mediatek,mt8195-mdp3-fg*ð° W} °V& display@14f0c000mediatek,mt8195-mdp3-fg*ðÀ W} ÀV& display@14f0d000mediatek,mt8195-mdp3-fg*ðÐ W} ÐV& display@14f0e000mediatek,mt8195-mdp3-hdr*ðà W} àV&display@14f0f000mediatek,mt8195-mdp3-hdr*ðð W} ðV&display@14f10000mediatek,mt8195-mdp3-hdr*ñ W} V& display@14f11000mediatek,mt8195-mdp3-aal*ñ“i W} V&¾6display@14f12000mediatek,mt8195-mdp3-aal*ñ “j W} V&¾6display@14f13000mediatek,mt8195-mdp3-aal*ñ0“k W} 0V&!¾6display@14f140002mediatek,mt8195-mdp3-rszmediatek,mt8183-mdp3-rsz*ñ@ W} @ o�¯V&display@14f150002mediatek,mt8195-mdp3-rszmediatek,mt8183-mdp3-rsz*ñP W} P o‘°V&$display@14f160002mediatek,mt8195-mdp3-rszmediatek,mt8183-mdp3-rsz*ñ` W} ` o’±V&%display@14f17000mediatek,mt8195-mdp3-tdshp*ñp W} pV&display@14f18000mediatek,mt8195-mdp3-tdshp*ñ€ W} €V&(display@14f19000mediatek,mt8195-mdp3-tdshp*ñ� W} �V&)display@14f1a000mediatek,mt8195-mdp3-merge*ñ  W}  V&¾6display@14f1b000mediatek,mt8195-mdp3-merge*ñ° W} °V&¾6display@14f1c000mediatek,mt8195-mdp3-color*ñÀ“t W} ÀV&¾6display@14f1d000mediatek,mt8195-mdp3-color*ñÐ W} ГuV&¾6display@14f1e000mediatek,mt8195-mdp3-color*ñà“v W} àV&¾6display@14f1f000mediatek,mt8195-mdp3-ovl*ñð“w W} ðV&¾6 �‘¢display@14f20000mediatek,mt8195-mdp3-padding*ò W} V&¾6display@14f21000mediatek,mt8195-mdp3-padding*ò W} V&¾6display@14f22000mediatek,mt8195-mdp3-padding*ò  W} V&¾6dma-controller@14f230004mediatek,mt8195-mdp3-wrotmediatek,mt8183-mdp3-wrot*ò0 W} 0 oŸ«V& �‘£¾6 —dma-controller@14f240004mediatek,mt8195-mdp3-wrotmediatek,mt8183-mdp3-wrot*ò@ W} @ o ¬V& �‘¦¾6 —dma-controller@14f250004mediatek,mt8195-mdp3-wrotmediatek,mt8183-mdp3-wrot*òP W} P o¡­V& �¾6 —clock-controller@15000000mediatek,mt8195-imgsys*I.larb@15001000mediatek,mt8195-smi-larb* ¯  ¢’V...  Gapbsmigals¾6§smi@15002000mediatek,mt8195-smi-sub-common* V..$Gapbsmigals0 ¢€¾6•smi@15003000mediatek,mt8195-smi-sub-common*0V... Gapbsmigals0 ¢�¾6’clock-controller@15110000 mediatek,mt8195-imgsys1_dip_top*I“larb@15120000mediatek,mt8195-smi-larb* ¯  ¢’V.“Gapbsmi¾6¨clock-controller@15130000mediatek,mt8195-imgsys1_dip_nr*Iclock-controller@15220000mediatek,mt8195-imgsys1_wpe*"I”larb@15230000mediatek,mt8195-smi-larb*# ¯  ¢’V.”Gapbsmi¾6©clock-controller@15330000mediatek,mt8195-ipesys*3I/larb@15340000mediatek,mt8195-smi-larb*4 ¯  ¢•V//Gapbsmi¾6‡clock-controller@16000000mediatek,mt8195-camsys*I0larb@16001000mediatek,mt8195-smi-larb* ¯  ¢–V000 Gapbsmigals¾6ªlarb@16002000mediatek,mt8195-smi-larb*  ¯ ¢—V00Gapbsmi¾6ˆsmi@16004000mediatek,mt8195-smi-sub-common*@V000Gapbsmigals0 ¢�¾6–smi@16005000mediatek,mt8195-smi-sub-common*PV00$Gapbsmigals0 ¢€¾6—larb@16012000mediatek,mt8195-smi-larb*  ¯ ¢—V˜˜Gapbsmi¾6 ‰larb@16013000mediatek,mt8195-smi-larb*0 ¯ ¢–V™™Gapbsmi¾6 «larb@16014000mediatek,mt8195-smi-larb*@ ¯ ¢—VššGapbsmi¾6!�larb@16015000mediatek,mt8195-smi-larb*P ¯ ¢–V››Gapbsmi¾6!°clock-controller@1604f000mediatek,mt8195-camsys_rawa*ðI˜clock-controller@1606f000mediatek,mt8195-camsys_yuva*ðI™clock-controller@1608f000mediatek,mt8195-camsys_rawb*ðIšclock-controller@160af000mediatek,mt8195-camsys_yuvb* ðI›clock-controller@16140000mediatek,mt8195-camsys_mraw*Iœlarb@16141000mediatek,mt8195-smi-larb* ¯ ¢–V0œ0 Gapbsmigals¾6"¯larb@16142000mediatek,mt8195-smi-larb*  ¯ ¢—VœœGapbsmi¾6"Žclock-controller@17200000mediatek,mt8195-ccusys* I�larb@17201000mediatek,mt8195-smi-larb*  ¯ ¢—V��Gapbsmi¾6Švideo-codec@18000000mediatek,mt8195-vcodec-dec ƒ~ �‘ + *@¿`video-codec@2000mediatek,mtk-vcodec-lat-soc*  �àá V!A((!�Gselvdeclattope!Au!�¾6video-codec@10000mediatek,mtk-vcodec-lat*“Ä0 �‘‘‘‘‘‘ V!A((!�Gselvdeclattope!Au!�¾6video-codec@25000mediatek,mtk-vcodec-core*P“ÃP �‘ ‘¡‘¢‘£‘¤‘¥‘¦‘§‘¨‘© V!A))!�Gselvdeclattope!Au!�¾6larb@1800d000mediatek,mt8195-smi-larb*Ð ¯ ¢�V((Gapbsmi¾6®larb@1800e000mediatek,mt8195-smi-larb*à ¯ ¢žV$(Gapbsmi¾6�clock-controller@1800f000mediatek,mt8195-vdecsys_soc*ðI(larb@1802e000mediatek,mt8195-smi-larb*à ¯ ¢�V))Gapbsmi¾6­clock-controller@1802f000mediatek,mt8195-vdecsys*ðI)larb@1803e000mediatek,mt8195-smi-larb*à ¯ ¢žV$*Gapbsmi¾6Œclock-controller@1803f000mediatek,mt8195-vdecsys_core1*ðI*clock-controller@190f3000mediatek,mt8195-apusys_pll*0Iclock-controller@1a000000mediatek,mt8195-vencsys*I+larb@1a010000mediatek,mt8195-smi-larb* ¯ ¢�V++Gapbsmi¾6¬video-codec@1a020000mediatek,mt8195-vcodec-enc*H �‘`‘a‘b‘c‘d‘v‘w‘x‘y“U ƒ~V+ Gvenc_sele!@u!�¾6+jpgdec-mastermediatek,mt8195-jpgdec¾60 �‘m‘n‘r‘s‘t‘u+¿jpgdec@1a040000mediatek,mt8195-jpgdec-hw*0 �‘m‘n‘r‘s‘t‘u“WV+Gjpgdec¾6jpgdec@1a050000mediatek,mt8195-jpgdec-hw*0 �‘m‘n‘r‘s‘t‘u“XV+Gjpgdec¾6jpgdec@1b040000mediatek,mt8195-jpgdec-hw*0 ��Ž’“”•“\V,Gjpgdec¾6clock-controller@1b000000mediatek,mt8195-vencsys_core1*I,syscon@1c01a0005mediatek,mt8195-vdosys0mediatek,mt8195-mmsyssyscon*  ןI WŸ %jpgenc-mastermediatek,mt8195-jpgenc¾6 �‡ˆ‰Œ+¿jpgenc@1a030000mediatek,mt8195-jpgenc-hw* �‘g‘h‘i‘l“VV+Gjpgenc¾6jpgenc@1b030000mediatek,mt8195-jpgenc-hw* �‡ˆ‰Œ“[V,Gjpgenc¾6larb@1b010000mediatek,mt8195-smi-larb* ¯ ¢€V,,$  Gapbsmigals¾6‹ovl@1c000000mediatek,mt8195-disp-ovl*“|¾6V% �‘ WŸrdma@1c002000mediatek,mt8195-disp-rdma* “~¾6V% �‘ WŸ color@1c0030006mediatek,mt8195-disp-colormediatek,mt8173-disp-color*0“¾6V% WŸ0ccorr@1c0040006mediatek,mt8195-disp-ccorrmediatek,mt8192-disp-ccorr*@“€¾6V% WŸ@aal@1c0050002mediatek,mt8195-disp-aalmediatek,mt8183-disp-aal*P“�¾6V% WŸPgamma@1c0060006mediatek,mt8195-disp-gammamediatek,mt8183-disp-gamma*`“‚¾6V% WŸ`dither@1c0070008mediatek,mt8195-disp-dithermediatek,mt8183-disp-dither*p“ƒ¾6V%  WŸpdsi@1c008000(mediatek,mt8195-dsimediatek,mt8183-dsi*€“„¾6V%%* Genginedigitalhs ¬  dphy £disableddsc@1c009000mediatek,mt8195-disp-dsc*�“…¾6V% WŸ�dsi@1c012000(mediatek,mt8195-dsimediatek,mt8183-dsi* “޾6V%%+¡Genginedigitalhs ¬¡ dphy £disabledmerge@1c014000mediatek,mt8195-disp-merge*@“�¾6V% WŸ@dp-intf@1c015000mediatek,mt8195-dp-intf*P“‘V%,% Gpixelenginepll£okayportendpoint Ï¢´mutex@1c016000mediatek,mt8195-disp-mutex*`“’¾6V% WŸ` oUlarb@1c018000mediatek,mt8195-smi-larb*€ ¯ ¢�V%(%($  Gapbsmigals¾6£larb@1c019000mediatek,mt8195-smi-larb*� ¯ ¢€V%($ $ Gapbsmigals¾6‚syscon@1c100000mediatek,mt8195-vdosys1syscon* ן WŸI7-smi@1c01b000mediatek,mt8195-smi-common-vdo*° V%%%&%)%$Gapbsmigals0gals1¾6�iommu@1c01f000mediatek,mt8195-iommu-vdo*ð8 À£¤¥¦§¨©ª«¬­®¯°“�uV%'Gbclk¾6‘mutex@1c101000mediatek,mt8195-disp-mutex*“î¾6V- WŸ oÀlarb@1c102000mediatek,mt8195-smi-larb*  ¯ ¢�V--- Gapbsmigals¾6¤larb@1c103000mediatek,mt8195-smi-larb*0 ¯ ¢€V--$  Gapbsmigals¾6ƒdma-controller@1c104000mediatek,mt8195-vdo1-rdma*@“ïV-¾6 �‘@ WŸ@ —dma-controller@1c105000mediatek,mt8195-vdo1-rdma*P“ðV-¾6 �` WŸP —dma-controller@1c106000mediatek,mt8195-vdo1-rdma*`“ñV-¾6 �‘A WŸ` —dma-controller@1c107000mediatek,mt8195-vdo1-rdma*p“òV-¾6 �a WŸp —dma-controller@1c108000mediatek,mt8195-vdo1-rdma*€“óV-¾6 �‘B WŸ€ —dma-controller@1c109000mediatek,mt8195-vdo1-rdma*�“ôV-¾6 �b WŸ� —dma-controller@1c10a000mediatek,mt8195-vdo1-rdma* “õV-¾6 �‘C WŸ  —dma-controller@1c10b000mediatek,mt8195-vdo1-rdma*°“öV-¾6 �c WŸ° —vpp-merge@1c10c000mediatek,mt8195-disp-merge*À“÷V- -Gmergemerge_async¾6 WŸÀ ßð-vpp-merge@1c10d000mediatek,mt8195-disp-merge*ГøV- -Gmergemerge_async¾6 WŸÐ ßð-vpp-merge@1c10e000mediatek,mt8195-disp-merge*à“ùV- -Gmergemerge_async¾6 WŸà ßð-vpp-merge@1c10f000mediatek,mt8195-disp-merge*ð“úV- -Gmergemerge_async¾6 WŸð ßð-vpp-merge@1c110000mediatek,mt8195-disp-merge*“ûV- -Gmergemerge_async¾6 WŸ óð-dp-intf@1c113000mediatek,mt8195-dp-intf*0“¾6V-/- Gpixelenginepll£okayportendpoint ϱºhdr-engine@1c114000mediatek,mt8195-disp-ethdrp*@Pp� °À4Dmixervdo_fe0vdo_fe1gfx_fe0gfx_fe1vdo_beadl_dsp WŸ@ŸPŸpŸ�Ÿ Ÿ°ŸÀhV-%- -#-!-$-"-1-&-'-(-)-*!ƒGmixervdo_fe0vdo_fe1gfx_fe0gfx_fe1vdo_beadl_dsvdo_fe0_asyncvdo_fe1_asyncgfx_fe0_asyncgfx_fe1_asyncvdo_be_asyncethdr_top¾6 �de“(ð-3-4-5-6-7E÷vdo_fe0_asyncvdo_fe1_asyncgfx_fe0_asyncgfx_fe1_asyncvdo_be_asyncedp-tx@1c500000mediatek,mt8195-edp-tx*P€6²Bdp_calibration_data¾6“¤ ¤£okayùdefault³ports+port@0*endpoint Ï´¢port@1*endpoint  ϵ¸aux-buspanel edp-panel &¶ 3·portendpoint ϸµdp-tx@1c600000mediatek,mt8195-dp-tx*`€6²Bdp_calibration_data¾6“Ê ¤£okay ˜ùdefault¹ports+port@0*endpoint Ϻ±port@1*endpoint thermal-zonescpu0-thermal =è Kú a»tripstrip-alert qL }Ð%passive¼trip-crit q†  }Ð %criticalcooling-mapsmap0 ˆ¼0 � ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu1-thermal =è Kú a»tripstrip-alert qL }Ð%passive½trip-crit q†  }Ð %criticalcooling-mapsmap0 ˆ½0 � ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu2-thermal =è Kú a»tripstrip-alert qL }Ð%passive¾trip-crit q†  }Ð %criticalcooling-mapsmap0 ˆ¾0 � ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu3-thermal =è Kú a»tripstrip-alert qL }Ð%passive¿trip-crit q†  }Ð %criticalcooling-mapsmap0 ˆ¿0 � ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu4-thermal =è Kú a»tripstrip-alert qL }Ð%passiveÀtrip-crit q†  }Ð %criticalcooling-mapsmap0 ˆÀ0 �ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu5-thermal =è Kú a»tripstrip-alert qL }Ð%passiveÁtrip-crit q†  }Ð %criticalcooling-mapsmap0 ˆÁ0 �ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu6-thermal =è Kú a»tripstrip-alert qL }Ð%passiveÂtrip-crit q†  }Ð %criticalcooling-mapsmap0 ˆÂ0 �ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu7-thermal =è Kú a»tripstrip-alert qL }Ð%passiveÃtrip-crit q†  }Ð %criticalcooling-mapsmap0 ˆÃ0 �ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿvpu0-thermal =è Kú aÄtripstrip-alert qL }Ð%passivetrip-crit q†  }Ð %criticalvpu1-thermal =è Kú aÄ tripstrip-alert qL }Ð%passivetrip-crit q†  }Ð %criticalgpu-thermal =è Kú aÄ tripstrip-alert qL }Ð%passivetrip-crit q†  }Ð %criticalgpu1-thermal =è Kú aÄ tripstrip-alert qL }Ð%passivetrip-crit q†  }Ð %criticalvdec-thermal =è Kú aÄ tripstrip-alert qL }Ð%passivetrip-crit q†  }Ð %criticalimg-thermal =è Kú aÄ tripstrip-alert qL }Ð%passivetrip-crit q†  }Ð %criticalinfra-thermal =è Kú aÄtripstrip-alert qL }Ð%passivetrip-crit q†  }Ð %criticalcam0-thermal =è Kú aÄtripstrip-alert qL }Ð%passivetrip-crit q†  }Ð %criticalcam1-thermal =è Kú aÄtripstrip-alert qL }Ð%passivetrip-crit q†  }Ð %criticalsoc-area-thermal =è Kú aÅtripstrip-crit qH  }è %criticalpmic-area-thermal =è K aÆtripstrip-crit qH  }è %criticalbacklight-lcd0pwm-backlight œÿ ®@ ÇR Ôÿ ëÇ¡  &È·chosen ðserial0:115200n8memory@40000000memory*@€regulator-pp3300-disp-xregulator-fixedÙpp3300_disp_xè2Z 2Z  Ä ü 7ùdefaultÉh¶regulator-pp3300-ldo-z5regulator-fixedÙpp3300_ldo_z54è2Z 2Z Èiregulator-pp3300-s3regulator-fixed Ùpp3300_s34è2Z 2Z heregulator-pp3300-z2regulator-fixed Ùpp3300_z24è2Z 2Z Èhregulator-pp4200-z2regulator-fixed Ùpp4200_z24è@@@@Èregulator-pp5000-s5regulator-fixed Ùpp5000_s54èLK@LK@Èregulator-ppvar-sysregulator-fixed Ùppvar_sys4Èthermal-sensor-t1generic-adc-thermalS1Ê=sensor-channelàNÿÿØðÿÿìxÍ~ˆ%'Ã:˜[N ïa¨„u0ˆ¸¹œ@]¯È ÃPÁÖØ€ê`Gýèpí$øÊ8€¬L“_�}sk† \š(O­°DÁ8;ÔÀ3èH,Åthermal-sensor-t2generic-adc-thermalS1Ê=sensor-channelàNÿÿØðÿÿìxÍ~ˆ%'Ã:˜[N ïa¨„u0ˆ¸¹œ@]¯È ÃPÁÖØ€ê`Gýèpí$øÊ8€¬L“_�}sk† \š(O­°DÁ8;ÔÀ3èH,Æregulator-5v0-usb-vbusregulator-fixed Ùusb-vbusèLK@LK@ ü4Jreserved-memory+¿memory@50000000shared-dma-pool*P�g3memory@60000000shared-dma-pool*`Øg:memory@60d80000shared-dma-pool*`Øg<memory@60e80000shared-dma-pool*`è(g9rt1019prealtek,rt1019pnrt1019p ˜ùdefaultË td compatibleinterrupt-parent#address-cells#size-cellsmodeldp-intf0dp-intf1gce0gce1ethdr0mutex0mutex1merge1merge2merge3merge4merge5vdo1-rdma0vdo1-rdma1vdo1-rdma2vdo1-rdma3vdo1-rdma4vdo1-rdma5vdo1-rdma6vdo1-rdma7i2c0i2c1i2c2i2c3i2c4i2c5i2c7mmc0mmc1serial0device_typeregenable-methodperformance-domainsclock-frequencycapacity-dmips-mhzcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cache#cooling-cellscpu-supplyphandlecpuentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedinterruptscpusstatusnum-channelswakeup-delay-msmediatek,platformmediatek,adspmediatek,dai-linkpinctrl-namespinctrl-0audio-routinglink-namemediatek,clk-providersound-dai#clock-cellsclocksclock-divclock-multclock-output-names#performance-domain-cellsopp-sharedopp-hzopp-microvoltrangesdma-ranges#interrupt-cells#redistributor-regionsinterrupt-controllermediatek,broken-save-restore-fwaffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangesmediatek,rsel-resistance-in-si-unitgpio-line-namespinmuxinput-enablebias-pull-upbias-disabledrive-strength-microampdrive-strengthbias-pull-downoutput-highoutput-low#power-domain-cellsdomain-supplyclock-namesmediatek,infracfgassigned-clocksassigned-clock-parentsinterrupts-extended#io-channel-cellsmediatek,dmic-modemediatek,mic-type-0regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-always-onregulator-ramp-delayregulator-allowed-modes#iommu-cells#mbox-cellsfirmware-namememory-regionmediatek,rpmsg-namepower-domainsmbox-namesmboxesmediatek,topckgenresetsreset-namesmediatek,etdm-in2-cowork-sourcemediatek,etdm-out2-cowork-sourcemediatek,pad-selectspi-max-frequencywakeup-sourcegoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countpower-roledata-roletry-power-rolekeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapfunction-row-physmapnvmem-cellsnvmem-cell-names#thermal-sensor-cells#pwm-cellsinterrupt-namesmediatek,pericfgsnps,axi-configsnps,mtl-rx-configsnps,mtl-tx-configsnps,txpblsnps,rxpblsnps,clk-csrsnps,wr_osr_lmtsnps,rd_osr_lmtsnps,blensnps,rx-queues-to-usesnps,rx-sched-spsnps,dcb-algorithmsnps,map-to-dma-channelsnps,tx-queues-to-usesnps,tx-sched-wrrsnps,weightsnps,priorityphysmediatek,syscon-wakeupdr_modevusb33-supplyrx-fifo-depthvbus-supplybus-widthcap-mmc-highspeedcap-mmc-hw-reseths400-ds-delaymmc-hs200-1_8vmmc-hs400-1_8vno-sdiono-sdnon-removablepinctrl-1vmmc-supplyvqmmc-supplycap-sd-highspeedcd-gpiosno-mmcsd-uhs-sdr50sd-uhs-sdr104mediatek,u3p-dis-mskusb2-lpm-disablebus-rangeiommu-mapiommu-map-maskphy-namesinterrupt-map-maskinterrupt-mapspi-rx-bus-widthspi-tx-bus-widthbits#phy-cellsi2c-scl-internal-delay-nsvcc-supply#sound-dai-cellsrealtek,jd-srcAVDD-supplyMICVDD-supplyVBAT-supplyrealtek,btndet-delayhid-descr-addrpost-power-on-delay-msvdd-supplyoperating-points-v2power-domain-namesmali-supplymediatek,gce-client-regmediatek,gce-eventsmediatek,scpiommus#dma-cellsmediatek,smimediatek,larb-idmediatek,larbsremote-endpointmediatek,merge-mutemediatek,merge-fifo-enmax-linkrate-mhzdata-lanespower-supplybacklightpolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicebrightness-levelsdefault-brightness-levelenable-gpiosnum-interpolated-stepspwmsstdout-pathenable-active-highgpiovin-supplyregulator-boot-onio-channelsio-channel-namestemperature-lookup-tableno-maplabelsdb-gpios