Ð þ탘8{ (xzè$mediatek,mt8173-evbmediatek,mt8173 +!7MediaTek MT8173 evaluation board =embeddedaliasesJ/soc/ovl@1400c000O/soc/ovl@1400d000T/soc/rdma@1400e000Z/soc/rdma@1400f000`/soc/rdma@14010000f/soc/wdma@14011000l/soc/wdma@14012000r/soc/color@14013000y/soc/color@14014000€/soc/split@14018000‡/soc/split@14019000Ž/soc/dpi@1401d000“/soc/dsi@1401b000˜/soc/dsi@1401c000�/soc/rdma@14001000§/soc/rdma@14002000±/soc/rsz@14003000º/soc/rsz@14004000Ã/soc/rsz@14005000Ì/soc/wdma@14006000Ö/soc/wrot@14007000à/soc/wrot@14008000ê/soc/serial@11002000ò/soc/serial@11003000ú/soc/serial@11004000/soc/serial@11005000opp-table-0operating-points-v2  opp-50700000084À$ xopp-702000000)׫€$ Úàopp-1001000000;ª @$ÿØopp-1105000000AÜö@$ehopp-1209000000Hà@$Çopp-1300000000M|m$ èopp-1508000000YâA$ìopp-1703000000e�·À$*ˆopp-table-1operating-points-v2  opp-50700000084À$ ¢`opp-702000000)׫€$ :¸opp-1001000000;ª @$%opp-1209000000Hà@$Å@opp-1404000000S¯W$]˜opp-1612000000`+$¨opp-1807000000k´¡À$�èopp-2106000000}‡€$*ˆcpus+cpu-mapcluster0core02core12cluster1core02core12cpu@06cpuarm,cortex-a53BFpsciTds� ”cpuintermediate  ´äÇ cpu@16cpuarm,cortex-a53BFpsciTds� ”cpuintermediate  ´äÇ cpu@1006cpuarm,cortex-a72BFpsciTds�”cpuintermediate  ´Ç Ó cpu@1016cpuarm,cortex-a72BFpsciTds�”cpuintermediate  ´Ç Ó idle-statesßpscicpu-sleep-0arm,idle-stateìý¨@/pmu-a53arm,cortex-a53-pmuF Qpmu-a72arm,cortex-a72-pmuF  Qpsci#arm,psci-1.0arm,psci-0.2arm,psciMsmcd„p„x„oscillator0 fixed-clockŒŒº€œclk26moscillator1 fixed-clockŒ}œclk32koscillator2 fixed-clockŒœcpum_ckthermal-zonescpu-thermal¯èÅèÓãÜtripstrip-point0õ  ÐEpassivetrip-point1õLÐEpassivecpu-crit0õÁ8Ð Ecriticalcooling-mapsmap0 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ map1 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ reserved-memory+-vpu-dma-mem@b7000000shared-dma-poolB·P4>timerarm,armv8-timer 0F   Esoc+ simple-bus-clock-controller@10000000mediatek,mt8173-topckgenBpower-controller@10001000 mediatek,mt8173-infracfgsysconB\power-controller@10003000mediatek,mt8173-pericfgsysconB0\syscon@10005000%mediatek,mt8173-pctl-a-syscfgsysconBPpinctrl@1000b000mediatek,mt8173-pinctrlB°i~Žš¯$F‘’“xxxApins1ÀÇÔi2c0pins1À-.ãi2c1 pins1À}~ãi2c2!pins1À+,ãi2c3%pins1Àjkãi2c4&pins1À…†ãi2c6'pins1Àdeãdisp_pwm0_pins?pins1ÀWðmmc0default(pins_cmd_dat$À9:;<=>?@BÇûpins_clkÀAÔpins_rstÀDûmmc1default,pins_cmd_datÀIJKLNÇûfpins_clkÀMÔpins_insertÀ„ûmmc0)pins_cmd_dat$À9:;<=>?@BÇûepins_clkÀAÔepins_rstÀDûmmc1-pins_cmd_datÀIJKLNÇûfpins_clkÀMÔfusb_iddig_pull_up6pins_iddigÀûusb_iddig_pull_downpins_iddigÀÔspi0"pins_spiÀEFGHsyscon@10006000)mediatek,mt8173-scpsyssysconsimple-mfdB`power-controller!mediatek,mt8173-power-controller+power-domain@0B�U”mmpower-domain@1B�UX”mmvencpower-domain@2B�U”mmpower-domain@3B�U”mm+power-domain@4B�Ui ”mmvencltpower-domain@5Bpower-domain@6Bpower-domain@7B�”mfg+=power-domain@8B+power-domain@9B +watchdog@10007000(mediatek,mt8173-wdtmediatek,mt6589-wdtBptimer@10008000,mediatek,mt8173-timermediatek,mt6577-timerB€ F�� xpwrap@1000d000mediatek,mt8173-pwrapBÐKpwrap F™U\pwrap�   ”spiwraphpmicmediatek,mt6397 v š¯regulatorsmediatek,mt6397-regulatorbuck_vpca15Švpca15™ ®`±™pÉ0ÔÞ buck_vpca7Švpca7™ ®`±™pÉ0Ôòsbuck_vsramca15 Švsramca15™ ®`±™pÉ0ÔÞbuck_vsramca7 Švsramca7™ ®`±™pÉ0ÔÞ buck_vcoreŠvcore™ ®`±™pÉ0ÔÞbuck_vgpuŠvgpu™ ®`±™pÉ0Ôòsbuck_vdrmŠvdrm™O€±\ÀÉ0ÔÞbuck_vio18Švio18™¸ ±6`É0ÔÞ+ldo_vtcxoŠvtcxoÞldo_va28Šva28Þldo_vcamaŠvcama™ã`±*¹€òÚldo_vio28Švio28Þldo_vusbŠvusb3ldo_vmcŠvmc™w@±2Z òÚ/ldo_vmchŠvmch™-ÆÀ±2Z òÚ.ldo_vemc3v3 Švemc_3v3™-ÆÀ±2Z òÚ*ldo_vgp1Švcamd™� ±2Z òðldo_vgp2Švcamio™B@±2Z òÚldo_vgp3Švcamaf™O€±2Z òÚldo_vgp4Švgp4™O€±2Z òÚldo_vgp5Švgp5™O€±-ÆÀòÚldo_vgp6Švgp6™O€±2Z òÚldo_vibrŠvibr™Ö ±2Z òÚcec@10013000mediatek,mt8173-cecB0¼ F§� okayvpu@10020000mediatek,mt8173-vpu B Ktcmcfg_reg F¦�g”main;intpol-controller@10200620.mediatek,mt8173-sysirqmediatek,mt6577-sysirqš¯ B  iommu@10205000mediatek,mt8173-m4uB P F‹�”bclk+#2:efuse@10206000mediatek,mt8173-efuseB `+socinfo-data1@40B@socinfo-data2@44BDcalib@528B( $clock-controller@10209000mediatek,mt8173-apmixedsysB �hdmi-phy@10209100mediatek,mt8173-hdmi-phyB ‘$�”pll_refœhdmitx_dig_cts? N`okayBmailbox@10212000mediatek,mt8173-gceB!  F‡�”gcek8dsi-phy@10215000mediatek,mt8173-mipi-txB!P� œmipi_tx0_pll` disabled<dsi-phy@10216000mediatek,mt8173-mipi-txB!`� œmipi_tx1_pll` disabled=interrupt-controller@10221000 arm,gic-400¯ š@B"" "@ "`  F auxadc@11001000mediatek,mt8173-auxadcB�”mainw#serial@11002000*mediatek,mt8173-uartmediatek,mt6577-uartB  FS�$ ”baudbusokayserial@11003000*mediatek,mt8173-uartmediatek,mt6577-uartB0 FT�% ”baudbus disabledserial@11004000*mediatek,mt8173-uartmediatek,mt6577-uartB@ FU�& ”baudbus disabledserial@11005000*mediatek,mt8173-uartmediatek,mt6577-uartBP FV�' ”baudbus disabledi2c@11007000mediatek,mt8173-i2c Bpp€ FL‰�  ”maindma“default¡+ disabledi2c@11008000mediatek,mt8173-i2c B€p€€ FM‰�  ”maindma“default¡ +okayda9211@68 dlg,da9211BhregulatorsBUCKAŠVBUCKA™ ®`±ý0«„€ÂC#€É'Þ BUCKBŠVBUCKB™ ®`±ý0«„€Â-ÆÀÉ'i2c@11009000mediatek,mt8173-i2c B�p€ FN‰�  ”maindma“default¡!+ disabledspi@1100a000mediatek,mt8173-spi+B  Fn�4\”parent-clksel-clkspi-clkokay“default¡"Ùthermal@1100b000ímediatek,mt8173-thermalB° FF� ”thermauxadcU#'$3calibration-dataspi@1100d000mediatek,mt8173-norBÐàD\T�!r ”spisfaxi+ disabledi2c@11010000mediatek,mt8173-i2c Bp€€ FO‰�  ”maindma“default¡%+ disabledi2c@11011000mediatek,mt8173-i2c Bp€ FP‰�  ”maindma“default¡&+ disabledi2c@11012000mediatek,mt8173-hdmi-ddc FQB �”ddc-i2ci2c@11013000mediatek,mt8173-i2c B0p€€ FR‰�#  ”maindma“default¡'+ disabledaudio-controller@11220000mediatek,mt8173-afe-pcmB" F†hP�dey…†‡ˆ‰b”infra_sys_audio_clktop_pdn_audiotop_pdn_aud_intbusbck0bck1i2s0_mi2s1_mi2s2_mi2s3_mi2s3_bDmnTmmc@11230000mediatek,mt8173-mmcB# FG�_ ”sourcehclkokay“defaultstate_uhs¡(k)uúð€�Ÿ¼Ùü*+mmc@11240000mediatek,mt8173-mmcB$ FH�R ”sourcehclkokay“defaultstate_uhs¡,k-uúð€#4 A„ü./mmc@11250000mediatek,mt8173-mmcB% FI�R ”sourcehclk disabledmmc@11260000mediatek,mt8173-mmcB& FJ�u ”sourcehclk disabledusb@11271000#mediatek,mt8173-mtu3mediatek,mtu3 B'0( Kmacippc F@J012h �^”sys_ckref_ck O+-okayf3t4€5‡otg�“default¡6usb@11270000'mediatek,mt8173-xhcimediatek,mtk-xhciB'Kmac Fsh �^”sys_ckref_ckokayf3t7t-phy@11290000mediatek,mt8173-u3phyB)+-okayusb-phy@11290800B)�”ref`okay0usb-phy@11290900B) �”ref`okay1usb-phy@11291000B)�”ref`okay2syscon@14000000mediatek,mt8173-mmsyssysconBhDU�ׄ\²88¹89rdma@14001000-mediatek,mt8173-mdp-rdmamediatek,mt8173-mdpB�99hÑ:Ø;rdma@14002000mediatek,mt8173-mdp-rdmaB �99hÑ:„rsz@14003000mediatek,mt8173-mdp-rszB0�9hrsz@14004000mediatek,mt8173-mdp-rszB@�9hrsz@14005000mediatek,mt8173-mdp-rszBP�9hwdma@14006000mediatek,mt8173-mdp-wdmaB`�9 hÑ:wrot@14007000mediatek,mt8173-mdp-wrotBp�9 hÑ:wrot@14008000mediatek,mt8173-mdp-wrotB€�9 hÑ:…ovl@1400c000mediatek,mt8173-disp-ovlBÀ F´h�9Ñ:¹8Àovl@1400d000mediatek,mt8173-disp-ovlBÐ Fµh�9Ñ:€¹8Ðrdma@1400e000mediatek,mt8173-disp-rdmaBà F¶h�9Ñ:¹8àrdma@1400f000mediatek,mt8173-disp-rdmaBð F·h�9Ñ:�¹8ðrdma@14010000mediatek,mt8173-disp-rdmaB F¸h�9Ñ:‚¹8wdma@14011000mediatek,mt8173-disp-wdmaB F¹h�9Ñ:¹8wdma@14012000mediatek,mt8173-disp-wdmaB  Fºh�9Ñ:ƒ¹8 color@14013000mediatek,mt8173-disp-colorB0 F»h�9¹80color@14014000mediatek,mt8173-disp-colorB@ F¼h�9¹8@aal@14015000mediatek,mt8173-disp-aalBP F½h�9¹8Pgamma@14016000mediatek,mt8173-disp-gammaB` F¾h�9¹8`merge@14017000mediatek,mt8173-disp-mergeBph�9split@14018000mediatek,mt8173-disp-splitB€h�9split@14019000mediatek,mt8173-disp-splitB�h�9ufoe@1401a000mediatek,mt8173-disp-ufoeB  F¿h�9¹8 dsi@1401b000mediatek,mt8173-dsiB° FÀh�9$9%<”enginedigitalhsU9J<ådphy disableddsi@1401c000mediatek,mt8173-dsiBÀ FÁh�9&9'=”enginedigitalhsJ=ådphy disableddpi@1401d000mediatek,mt8173-dpiBÐ FÂh�9(9)”pixelenginepllokayportendpointï>Cpwm@1401e000mediatek,mt8173-disp-pwmBàÿ�9!9 ”mainmmokay“default¡?pwm@1401f000mediatek,mt8173-disp-pwmBðÿ�9#9"”mainmm disabledmutex@14020000mediatek,mt8173-disp-mutexB F©h�9¹8 56larb@14021000mediatek,mt8173-smi-larbB@h�99”apbsmismi@14022000mediatek,mt8173-smi-commonB h�99”apbsmi@od@14023000mediatek,mt8173-disp-odB0�9¹80hdmi@14025000mediatek,mt8173-hdmiBP FÎ �9,9-9.9/”pixelpllbclkspdif“default¡AJBåhdmi+9 DsTBokayports+port@0BendpointïC>port@1BendpointïDIlarb@14027000mediatek,mt8173-smi-larbBp@h�9292”apbsmiclock-controller@15000000mediatek,mt8173-imgsyssysconBElarb@15001000mediatek,mt8173-smi-larbB@h�EE”apbsmiclock-controller@16000000mediatek,mt8173-vdecsyssysconBFvcodec@16020000mediatek,mt8173-vcodec-dec°B 0@Phpx„(Kmiscldtopcmadavpphwdhwqhwbhwg FÌ@Ñ: :!:%:&:':":#:$Ø;@Fh@� >lWMiNZ”vcodecpllunivpll_d2clk_cci400_selvdec_selvdecpllvencpllvenc_lt_selvdec_bus_clk_src(DilW TN>M�XU†€/¯larb@16010000mediatek,mt8173-smi-larbB@h�FF”apbsmiclock-controller@18000000mediatek,mt8173-vencsyssysconBGlarb@18001000mediatek,mt8173-smi-larbB@h�GG”apbsmivcodec@18002000mediatek,mt8173-vcodec-encB  FÆXÑ:`:a:b:c:d:i:j:k:l:m:nØ;�X ”venc_selDXTMhjpegdec@18004000mediatek,mt8173-jpgdecB@ FË�GG”jpgdec-smijpgdechÑ:g:hclock-controller@19000000!mediatek,mt8173-vencltsyssysconBHlarb@19001000mediatek,mt8173-smi-larbB@h�HH”apbsmivcodec@19002000mediatek,mt8173-vcodec-enc-vp8B  FÊHÑ: :¡:¤:¨:§:¥:¦:¢:£Ø;�i ”venc_lt_selDiTNhmemory@400000006memoryB@€chosenconnectorhdmi-connectorQhdmiEdportendpointïIDextcon_iddiglinux,extcon-usb-gpio W5regulator-usb-p1regulator-fixed Šusb_vbus™LK@±LK@ `‚e7regulator-usb-p0regulator-fixedŠvbus™LK@±LK@ ` e4 compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeovl0ovl1rdma0rdma1rdma2wdma0wdma1color0color1split0split1dpi0dsi0dsi1mdp-rdma0mdp-rdma1mdp-rsz0mdp-rsz1mdp-rsz2mdp-wdma0mdp-wrot0mdp-wrot1serial0serial1serial2serial3opp-sharedphandleopp-hzopp-microvoltcpudevice_typeregenable-methodcpu-idle-states#cooling-cellsdynamic-power-coefficientclocksclock-namesoperating-points-v2capacity-dmips-mhzproc-supplysram-supplyentry-methodlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usarm,psci-suspend-paraminterruptsinterrupt-affinitycpu_suspendcpu_offcpu_on#clock-cellsclock-frequencyclock-output-namespolling-delay-passivepolling-delaythermal-sensorssustainable-powertemperaturehysteresistripcooling-devicecontributionrangesalignmentno-maparm,no-tick-in-suspend#reset-cellsmediatek,pctl-regmapgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinmuxinput-enablebias-pull-downbias-disableoutput-lowbias-pull-updrive-strength#power-domain-cellsmediatek,infracfgdomain-supplyreg-namesresetsreset-namespower-domainsinterrupts-extendedregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-enable-ramp-delaystatusmemory-regionmediatek,larbs#iommu-cellsmediatek,ibiasmediatek,ibias_up#phy-cells#mbox-cells#io-channel-cellsclock-divpinctrl-namespinctrl-0regulator-min-microampregulator-max-microampmediatek,pad-select#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesassigned-clocksassigned-clock-parentspinctrl-1bus-widthmax-frequencycap-mmc-highspeedmediatek,hs200-cmd-int-delaymediatek,hs400-cmd-int-delaymediatek,hs400-cmd-resp-sel-risingvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedsd-uhs-sdr25cd-gpiosphysmediatek,syscon-wakeupvusb33-supplyvbus-supplyextcondr_modewakeup-sourceassigned-clock-ratesmboxesmediatek,gce-client-regiommusmediatek,vpuphy-namesremote-endpoint#pwm-cellsmediatek,gce-eventsmediatek,smimediatek,syscon-hdmimediatek,vdecsyslabelid-gpiosgpioenable-active-high