Ð þí&8Ô(Rœ xiaomi,ax3000tmediatek,mt7981b +7Xiaomi AX3000Tcpus+cpu@0arm,cortex-a53=AcpuMpscicpu@1arm,cortex-a53=AcpuMpscioscillator-40m fixed-clock[bZkclkxtal~psci arm,psci-1.0Tsmcsoc simple-bus‹+interrupt-controller@c000000 arm,gic-v3 =     ’ �²Ãclock-controller@10001000 mediatek,mt7981-infracfgsyscon=~Ãclock-controller@1001b000 mediatek,mt7981-topckgensyscon=°~Ãwatchdog@1001c000mediatek,mt7986-wdt=À ’nËÃclock-controller@1001e000mediatek,mt7981-apmixedsys=à~pwm@10048000mediatek,mt7981-pwm=€(Ø ßtopmainpwm1pwm2pwm3ëserial@11002000*mediatek,mt7981-uartmediatek,mt6577-uart=  ’{ öuartwakeupØ ßbaudbus disabledserial@11003000*mediatek,mt7981-uartmediatek,mt6577-uart=0 ’| öuartwakeupØ  ßbaudbus disabledserial@11004000*mediatek,mt7981-uartmediatek,mt6577-uart=@ ’} öuartwakeupØ! ßbaudbus disabledi2c@11007000mediatek,mt7981-i2c =p!p€€ ’ˆ Ø34ßmaindmaarbpmic+ disabledspi@11009000)mediatek,mt7981-spi-ipmmediatek,spi-ipm=� ’Ž ØN"# ßparent-clksel-clkspi-clkhclk+ disabledspi@1100a000)mediatek,mt7981-spi-ipmmediatek,spi-ipm=  ’Œ ØN') ßparent-clksel-clkspi-clkhclk+ disabledspi@1100b000)mediatek,mt7981-spi-ipmmediatek,spi-ipm=° ’� ØN(* ßparent-clksel-clkspi-clkhclk+ disabledpinctrl@11d00000mediatek,mt7981-pinctrl�=ÐÀÁÒàâðñ°I gpioiocfg_rtiocfg_rmiocfg_rbiocfg_lbiocfg_bliocfg_tmiocfg_tleint� ’á 8#3²Ãefuse@11f20000%mediatek,mt7981-efusemediatek,efuse=ò+clock-controller@15000000mediatek,mt7981-ethsyssyscon=~Ëwifi@18000000mediatek,mt7981-wmac0=0Ñ0’ÕÖרØ_\ ßmcuap2conn?Fconsystimerarm,armv8-timer 0’   memory@40000000=@Amemory compatibleinterrupt-parent#address-cells#size-cellsmodelregdevice_typeenable-methodclock-frequencyclock-output-names#clock-cellsrangesinterruptsinterrupt-controller#interrupt-cellsphandle#reset-cellsclocksclock-names#pwm-cellsinterrupt-namesstatusreg-namesgpio-rangesgpio-controller#gpio-cellsresetsreset-names