Ð þí†ï8ƒh(‡ƒ0hisilicon,hip07-d05 +&7Hisilicon Hip07 D05 Development Boardpsci arm,psci-0.2=smccpus+cpu-mapcluster0core0Dcore1Dcore2Dcore3Dcluster1core0Dcore1Dcore2Dcore3D cluster2core0D core1D core2D core3D cluster3core0Dcore1Dcore2Dcore3Dcluster4core0Dcore1Dcore2Dcore3Dcluster5core0Dcore1Dcore2Dcore3Dcluster6core0Dcore1Dcore2Dcore3Dcluster7core0Dcore1Dcore2D core3D!cluster8core0D"core1D#core2D$core3D%cluster9core0D&core1D'core2D(core3D)cluster10core0D*core1D+core2D,core3D-cluster11core0D.core1D/core2D0core3D1cluster12core0D2core1D3core2D4core3D5cluster13core0D6core1D7core2D8core3D9cluster14core0D:core1D;core2D<core3D=cluster15core0D>core1D?core2D@core3DAcpu@10000Hcpuarm,cortex-a72TXpscifBw„cpu@10001Hcpuarm,cortex-a72TXpscifBw„cpu@10002Hcpuarm,cortex-a72TXpscifBw„cpu@10003Hcpuarm,cortex-a72TXpscifBw„cpu@10100Hcpuarm,cortex-a72TXpscifCw„cpu@10101Hcpuarm,cortex-a72TXpscifCw„cpu@10102Hcpuarm,cortex-a72TXpscifCw„cpu@10103Hcpuarm,cortex-a72TXpscifCw„ cpu@10200Hcpuarm,cortex-a72TXpscifDw„ cpu@10201Hcpuarm,cortex-a72TXpscifDw„ cpu@10202Hcpuarm,cortex-a72TXpscifDw„ cpu@10203Hcpuarm,cortex-a72TXpscifDw„ cpu@10300Hcpuarm,cortex-a72TXpscifEw„cpu@10301Hcpuarm,cortex-a72TXpscifEw„cpu@10302Hcpuarm,cortex-a72TXpscifEw„cpu@10303Hcpuarm,cortex-a72TXpscifEw„cpu@30000Hcpuarm,cortex-a72TXpscifFw„cpu@30001Hcpuarm,cortex-a72TXpscifFw„cpu@30002Hcpuarm,cortex-a72TXpscifFw„cpu@30003Hcpuarm,cortex-a72TXpscifFw„cpu@30100Hcpuarm,cortex-a72TXpscifGw„cpu@30101Hcpuarm,cortex-a72TXpscifGw„cpu@30102Hcpuarm,cortex-a72TXpscifGw„cpu@30103Hcpuarm,cortex-a72TXpscifGw„cpu@30200Hcpuarm,cortex-a72TXpscifHw„cpu@30201Hcpuarm,cortex-a72TXpscifHw„cpu@30202Hcpuarm,cortex-a72TXpscifHw„cpu@30203Hcpuarm,cortex-a72TXpscifHw„cpu@30300Hcpuarm,cortex-a72TXpscifIw„cpu@30301Hcpuarm,cortex-a72TXpscifIw„cpu@30302Hcpuarm,cortex-a72TXpscifIw„ cpu@30303Hcpuarm,cortex-a72TXpscifIw„!cpu@50000Hcpuarm,cortex-a72TXpscifJw„"cpu@50001Hcpuarm,cortex-a72TXpscifJw„#cpu@50002Hcpuarm,cortex-a72TXpscifJw„$cpu@50003Hcpuarm,cortex-a72TXpscifJw„%cpu@50100Hcpuarm,cortex-a72TXpscifKw„&cpu@50101Hcpuarm,cortex-a72TXpscifKw„'cpu@50102Hcpuarm,cortex-a72TXpscifKw„(cpu@50103Hcpuarm,cortex-a72TXpscifKw„)cpu@50200Hcpuarm,cortex-a72TXpscifLw„*cpu@50201Hcpuarm,cortex-a72TXpscifLw„+cpu@50202Hcpuarm,cortex-a72TXpscifLw„,cpu@50203Hcpuarm,cortex-a72TXpscifLw„-cpu@50300Hcpuarm,cortex-a72TXpscifMw„.cpu@50301Hcpuarm,cortex-a72TXpscifMw„/cpu@50302Hcpuarm,cortex-a72TXpscifMw„0cpu@50303Hcpuarm,cortex-a72TXpscifMw„1cpu@70000Hcpuarm,cortex-a72TXpscifNw„2cpu@70001Hcpuarm,cortex-a72TXpscifNw„3cpu@70002Hcpuarm,cortex-a72TXpscifNw„4cpu@70003Hcpuarm,cortex-a72TXpscifNw„5cpu@70100Hcpuarm,cortex-a72TXpscifOw„6cpu@70101Hcpuarm,cortex-a72TXpscifOw„7cpu@70102Hcpuarm,cortex-a72TXpscifOw„8cpu@70103Hcpuarm,cortex-a72TXpscifOw„9cpu@70200Hcpuarm,cortex-a72TXpscifPw„:cpu@70201Hcpuarm,cortex-a72TXpscifPw„;cpu@70202Hcpuarm,cortex-a72TXpscifPw„<cpu@70203Hcpuarm,cortex-a72TXpscifPw„=cpu@70300Hcpuarm,cortex-a72TXpscifQw„>cpu@70301Hcpuarm,cortex-a72TXpscifQw„?cpu@70302Hcpuarm,cortex-a72TXpscifQw„@cpu@70303Hcpuarm,cortex-a72TXpscifQw„Al2-cache0cacheŒ˜„Bl2-cache1cacheŒ˜„Cl2-cache2cacheŒ˜„Dl2-cache3cacheŒ˜„El2-cache4cacheŒ˜„Fl2-cache5cacheŒ˜„Gl2-cache6cacheŒ˜„Hl2-cache7cacheŒ˜„Il2-cache8cacheŒ˜„Jl2-cache9cacheŒ˜„Kl2-cache10cacheŒ˜„Ll2-cache11cacheŒ˜„Ml2-cache12cacheŒ˜„Nl2-cache13cacheŒ˜„Ol2-cache14cacheŒ˜„Pl2-cache15cacheŒ˜„Qinterrupt-controller@4d000000 arm,gic-v3¦+·¾Óê€TMM@m@M@m@þþþ ÿ „msi-controller@4c000000arm,gic-v3-its TLmsi-controller@6c000000arm,gic-v3-its Tl„Smsi-controller@c6000000arm,gic-v3-its TÆ„Tmsi-controller@8c6000000arm,gic-v3-its TÆ„Umsi-controller@4004c000000arm,gic-v3-its TLmsi-controller@4006c000000arm,gic-v3-its Tlmsi-controller@400c6000000arm,gic-v3-its TÆ„Vmsi-controller@408c6000000arm,gic-v3-its TÆ„Wethernet-0hisilicon,hns-nic-v2$R.=OokayV„gethernet-1hisilicon,hns-nic-v2$R.=OokayV„hethernet-2hisilicon,hns-nic-v2$R.=OokayV„eethernet-3hisilicon,hns-nic-v2$R.=OokayV„ftimerarm,armv8-timer0ÿ   pmuarm,cortex-a72-pmu ÿinterrupt-controller@60080000hisilicon,mbigen-v2T`uart_intccS Ǿ¦n„\interrupt-controller@a0080000hisilicon,mbigen-v2T intc_pcie2_acT‡¾¦n „nintc_sas1cT¾¦n€„lintc_sas2cT@¾¦n€„mintc_smmu_pciecT ¾¦nintc_usbcT€¾¦n„]interrupt-controller@d0080000hisilicon,mbigen-v2TÐintc_seccT¾¦n!„ointc_smmu_algcT ¾¦n„Xinterrupt-controller@8,d0080000hisilicon,mbigen-v2TÐintc_seccU$¾¦n!„qintc_smmu_algcU+¾¦n„Yinterrupt-controller@400,d0080000hisilicon,mbigen-v2TÐintc_seccVD¾¦n!„sintc_smmu_algcVK¾¦n„Zinterrupt-controller@408,d0080000hisilicon,mbigen-v2TÐintc_seccWd¾¦n!„uintc_smmu_algcWk¾¦n„[interrupt-controller@c0080000hisilicon,mbigen-v2TÀintc_dsaf0cT¾¦n™„_intc-rocecT ¾¦n"„iintc-sas0cT ¾¦n€„jintc_smmu_dsacT ¾¦niommu@a0040000 arm,smmu-v3T wV„ Odisablediommu@d0040000 arm,smmu-v3TÐ XÿÝÞߢeventqgerrorpriqwV„„piommu@8d0040000 arm,smmu-v3TÐ YÿÝÞߢeventqgerrorpriqwV„„riommu@400d0040000 arm,smmu-v3TÐ ZÿÝÞߢeventqgerrorpriqwV„„tiommu@408d0040000 arm,smmu-v3TÐ [ÿÝÞߢeventqgerrorpriqwV„„vsoc simple-bus+·isa@a01b0000hisilicon,hip07-lpc+T bt@e4ipmi-btHipmi TäOokayserial@602b0000arm,sbsa-uartT`+ \ÿ'²ÂÀOokayusb@a7030000 generic-ohciT§ ]ÿ€VOokayusb@a7020000 generic-ehciT§ ]ÿ�VOokaysub_ctrl_c@60000000hisilicon,peri-subctrlsysconT`„^dsa_subctrl@c0000000hisilicon,dsa-subctrlsysconTÀ„`dsa_cpld@78000010sysconTxÀ„bpcie_subctl@a0000000"hisilicon,pcie-sas-subctrlsysconT „ksds_ctrl@c2200000sysconT „amdio@603c0000hisilicon,hns-mdioT`<Í^8 8SZ+ethernet-phy@0ethernet-phy-ieee802.3-c22T„cethernet-phy@1ethernet-phy-ieee802.3-c22T„ddsa@c5000000+hisilicon,hns-dsaf-v2 Û6port-16rss TʼnÇ`àppe-basedsaf-base _ê`ù Èÿ@ABCDEFGHIJKLMNOPQRSTUVWXÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ      !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ      !"#$%&'()*+,-./0123456789:;<=>? V„Rport@0Ta,b8HYÿðefiberport@1Ta,b8HYÿðefiberport@4Tpca8HYÿðecopperport@5Tpda8HYÿðecopperinfiniband@c4000000hisilicon,hns-roce-v1TÄV{efgh†R’šÍ+ iÿÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñò5¢hns-roce-comp-0hns-roce-comp-1hns-roce-comp-2hns-roce-comp-3hns-roce-comp-4hns-roce-comp-5hns-roce-comp-6hns-roce-comp-7hns-roce-comp-8hns-roce-comp-9hns-roce-comp-10hns-roce-comp-11hns-roce-comp-12hns-roce-comp-13hns-roce-comp-14hns-roce-comp-15hns-roce-comp-16hns-roce-comp-17hns-roce-comp-18hns-roce-comp-19hns-roce-comp-20hns-roce-comp-21hns-roce-comp-22hns-roce-comp-23hns-roce-comp-24hns-roce-comp-25hns-roce-comp-26hns-roce-comp-27hns-roce-comp-28hns-roce-comp-29hns-roce-comp-30hns-roce-comp-31hns-roce-asynchns-roce-commonsas@c3000000hisilicon,hip07-sas-v2TÜPˆ ¥`º `ÉZ0Ü8ïûV jÿ@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸYZ[\]^_`abcdefghijklmnopqrstuvwx Odisabledsas@a2000000hisilicon,hip07-sas-v2T¢œPˆ ¥kº ÉZ ÜïûV lÿ@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_Ookaysas@a3000000hisilicon,hip07-sas-v2T£œPˆ ¥kº àÉZpܨïû V mÿÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ     `abcdefghijklmnopqrstuvwxyz{|}~ Odisabledpcie@af800000hisilicon,hip07-pcie-ecam T¯€€  øÿ&øTø.ÿÿ+HpciV8·¨¨¯¦;øpNnŸnŸnŸnŸOokaycrypto@d0000000hisilicon,hip07-sec TÐÒÒÒÒÒÒÒÒÒÒ Ò Ò Ò Ò ÒÒÒ o\pVÿ@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`crypto@8d0000000hisilicon,hip07-sec TÐÒÒÒÒÒÒÒÒÒÒ Ò Ò Ò Ò ÒÒÒ q\rVÿ@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`crypto@400d0000000hisilicon,hip07-sec TÐÒÒÒÒÒÒÒÒÒÒ Ò Ò Ò Ò ÒÒÒ s\tVÿ@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`crypto@408d0000000hisilicon,hip07-sec TÐÒÒÒÒÒÒÒÒÒÒ Ò Ò Ò Ò ÒÒÒ u\vVÿ@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`memory@0HmemoryT@wdistance-mapnuma-distance-map-v1Àc    aliasess/soc/serial@602b0000chosen{serial0:115200n8 compatibleinterrupt-parent#address-cells#size-cellsmodelmethodcpudevice_typeregenable-methodnext-level-cachenuma-node-idphandlecache-levelcache-unified#interrupt-cellsrangesinterrupt-controller#redistributor-regionsredistributor-strideinterruptsmsi-controller#msi-cellsae-handleport-idx-in-aelocal-mac-addressstatusdma-coherentmsi-parentnum-pins#iommu-cellshisilicon,broken-prefetch-cmdinterrupt-namescurrent-speedreg-io-widthsubctrl-vbasemodereg-namessubctrl-sysconreset-field-offsetdesc-numbuf-sizeserdes-sysconcpld-sysconport-rst-offsetport-mode-offsetmc-mac-maskmedia-typephy-handleeth-handledsaf-handlenode-guidsas-addrhisilicon,sas-sysconctrl-reset-regctrl-reset-sts-regctrl-clock-ena-regqueue-countphy-counthip06-sas-v2-quirk-amtbus-rangemsi-mapmsi-map-maskinterrupt-map-maskinterrupt-mapiommusdistance-matrixserial0stdout-path