Ð þísƒ8l”(ïl\ ,Pine64 PINE A64 LTS<2pine64,pine64-ltsallwinner,sun50i-r18allwinner,sun50i-a64chosen =Dserial0:115200n8framebuffer-lcd02allwinner,simple-framebuffersimple-framebuffer Pmixer0-lcd0cd jdisabledframebuffer-hdmi02allwinner,simple-framebuffersimple-framebufferPmixer1-lcd1-hdmicen jdisabledqcpus cpu@02arm,cortex-a53�cpu�‘pscicŸcpu«º€Ç@Ùæ€ó@€#7B cpu@12arm,cortex-a53�cpu�‘pscicŸcpu«º€Ç@Ùæ€ó@€#7B cpu@22arm,cortex-a53�cpu�‘pscicŸcpu«º€Ç@Ùæ€ó@€#7B cpu@32arm,cortex-a53�cpu�‘pscicŸcpu«º€Ç@Ùæ€ó@€#7B l2-cache2cacheJV¼É@ÛBdisplay-engine$2allwinner,sun50i-a64-display-engined jokayopp-table-gpu2operating-points-v2B:opp-432000000x¿Ìosc24M-clk 2fixed-clockŒn6œosc24MB'osc32k-clk 2fixed-clockŒ€ œext-osc32kBCpmu2arm,cortex-a53-pmu0¯tuvwº psci 2arm,psci-0.2˜smcsound 2simple-audio-cardÍsun50i-a64-audioäaÿLeft DACDACLRight DACDACRHeadphone JackHPADCLLeft ADCADCRRight ADCMIC2Microphone Jackjokay4MicrophoneMicrophone JackHeadphoneHeadphone Jacksimple-audio-card,dai-link@03i2s:GW€cpu_Bcodec_timer2arm,armv8-timeri„0¯   thermal-zonescpu0-thermal›±¿cooling-mapsmap0Ï0Ô ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿmap1Ï0Ô ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿtripscpu-alert0ã$øïЈpassiveBcpu-alert1ã_�ïЈhotBcpu-critã­°ïÐ ˆcriticalgpu0-thermal›±¿tripsgpu0-critã­°ïÐ ˆcriticalgpu1-thermal›±¿tripsgpu1-critã­°ïÐ ˆcriticalsoc 2simple-bus =bus@10000002allwinner,sun50i-a64-de2�@ú  =@clock@02allwinner,sun50i-a64-de2-clk�c4cŸbusmod Brotate@20000@2allwinner,sun50i-a64-de2-rotateallwinner,sun8i-a83t-de2-rotate� ¯`c  Ÿbusmod mixer@100000!2allwinner,sun50i-a64-de2-mixer-0�cŸbusmod Bports port@1 �endpoint@0�Bendpoint@1�Bmixer@200000!2allwinner,sun50i-a64-de2-mixer-1� cŸbusmod B ports port@1 �endpoint@0�Bendpoint@1�Bsyscon@1c00000$2allwinner,sun50i-a64-system-control�À =B6sram@18000 2mmio-sram�€€  =€€sram-section@02allwinner,sun50i-a64-sram-c�€Bsram@1d00000 2mmio-sram�Ð  =Ðsram-section@092allwinner,sun50i-a64-sram-c1allwinner,sun4i-a10-sram-c1�B dma-controller@1c020002allwinner,sun50i-a64-dma�À  ¯2c-: GB*lcd-controller@1c0c000<2allwinner,sun50i-a64-tcon-lcdallwinner,sun8i-a83t-tcon-lcd�ÀÀ ¯Vc/d Ÿahbtcon-ch0œtcon-data-clockRdb # ylcdlvdsports port@0 �endpoint@0�Bendpoint@1�Bport@1 �endpoint@1�…B>lcd-controller@1c0d000:2allwinner,sun50i-a64-tcon-tvallwinner,sun8i-a83t-tcon-tv�ÀÐ ¯Wc0e Ÿahbtcon-ch1 ylcdports port@0 �endpoint@0�Bendpoint@1�Bport@1 �endpoint@1�BAvideo-codec@1c0e000"2allwinner,sun50i-a64-video-engine�Ààc.j_ Ÿahbmodram  ¯:ú mmc@1c0f0002allwinner,sun50i-a64-mmc�ÀðcKŸahbmmc yahb ¯<œðÑ€jokay ªdefault¸!Â"ÎÙã#ìmmc@1c100002allwinner,sun50i-a64-mmc�Ác LŸahbmmc  yahb ¯=œðÑ€ jdisabled mmc@1c110002allwinner,sun50i-a64-emmc�Ác!MŸahbmmc  yahb ¯>œðÑ€jokay ªdefault¸$Â"ö%Ù"eeprom@1c140002allwinner,sun50i-a64-sid�Á@ thermal-sensor-calibration@34�4B,crypto@1c150002allwinner,sun50i-a64-crypto�ÁP ¯^cOŸbusmod mailbox@1c1700072allwinner,sun50i-a64-msgboxallwinner,sun6i-a31-msgbox�Ápc6   ¯11usb@1c190002allwinner,sun8i-a33-musb�Á�c)  ¯G=mcM&Rusb\&chostjokayphy@1c194002allwinner,sun50i-a64-usb-phy�Á”Á¨Á¸kphy_ctrlpmu0pmu1cVWŸusb0_phyusb1_phy yusb0_resetusb1_resetjokayuB&usb@1c1a000'2allwinner,sun50i-a64-ehcigeneric-ehci�Á  ¯Hc,*[ M&Rusbjokayusb@1c1a400'2allwinner,sun50i-a64-ohcigeneric-ohci�Á¤ ¯Ic,[ M&Rusbjokayusb@1c1b000'2allwinner,sun50i-a64-ehcigeneric-ehci�Á° ¯Jc-+] M&Rusbjokayusb@1c1b400'2allwinner,sun50i-a64-ohcigeneric-ohci�Á´ ¯Kc-] M&Rusbjokayclock@1c200002allwinner,sun50i-a64-ccu� c'( ŸhoscloscBpinctrl@1c208002allwinner,sun50i-a64-pinctrl�Â)$¯ c:'(Ÿapbhosclosc€�œ±B#csi-pins.ÂPE0PE2PE3PE4PE5PE6PE7PE8PE9PE10PE11ÇcsiB<i2c0-pinsÂPH0PH1Çi2c0B1i2c1-pinsÂPH2PH3Çi2c1B2i2c2-pins ÂPE14PE15Çi2c2B3mmc0-pinsÂPF0PF1PF2PF3PF4PF5Çmmc0ÐßB!mmc1-pinsÂPG0PG1PG2PG3PG4PG5Çmmc1Ðßmmc2-pins3ÂPC5PC6PC8PC9PC10PC11PC12PC13PC14PC15PC16Çmmc2ÐßB$mmc2-ds-pinÂPC1Çmmc2Ðßpwm-pinÂPD22ÇpwmB;rmii-pins2ÂPD10PD11PD13PD14PD17PD18PD19PD20PD22PD23ÇemacÐ(rgmii-pinsIÂPD8PD9PD10PD11PD12PD13PD15PD16PD17PD18PD19PD20PD21PD22PD23ÇemacÐ(B7spdif-tx-pinÂPH8ÇspdifB+spi0-pinsÂPC0PC1PC2PC3Çspi0B4spi1-pinsÂPD0PD1PD2PD3Çspi1B5uart0-pb-pinsÂPB8PB9Çuart0B-uart1-pinsÂPG6PG7Çuart1uart1-rts-cts-pinsÂPG8PG9Çuart1uart2-pinsÂPB0PB1Çuart2B.uart3-pinsÂPD0PD1Çuart3B/uart4-pinsÂPD2PD3Çuart4B0uart4-rts-cts-pinsÂPD4PD5Çuart4timer@1c20c0052allwinner,sun50i-a64-timerallwinner,sun8i-a23-timer�  ¯c'watchdog@1c20ca012allwinner,sun50i-a64-wdtallwinner,sun6i-a31-wdt�    ¯c'spdif@1c21000ì42allwinner,sun50i-a64-spdifallwinner,sun8i-h3-spdif� ¯ c9U % Ÿapbspdifý*txªdefault¸+ jdisabledlradc@1c2180082allwinner,sun50i-a64-lradcallwinner,sun8i-a83t-r-lradc�Â) ¯ jdisabledi2s@1c22000ì02allwinner,sun50i-a64-i2sallwinner,sun8i-h3-i2s�  ¯ c<RŸapbmod 'rxtxý** jdisabledi2s@1c22400ì02allwinner,sun50i-a64-i2sallwinner,sun8i-h3-i2s�Â$ ¯c=SŸapbmod (rxtxý** jdisabledi2s@1c22800ì02allwinner,sun50i-a64-i2sallwinner,sun8i-h3-i2s�Â( ¯c>TŸapbmod )rxtxý** jdisableddai@1c22c00ì2allwinner,sun50i-a64-codec-i2s�Â, ¯c8kŸapbmod $ý**rxtxjokayBcodec@1c22e00ì52allwinner,sun50i-a64-codecallwinner,sun8i-a33-codec�Â. ¯c8kŸbusmodjokayBthermal-sensor@1c250002allwinner,sun50i-a64-ths�ÂPc;IŸbusmod ¯ & , calibration)Bserial@1c280002snps,dw-apb-uart�€ ¯?IcC .jokayªdefault¸-serial@1c284002snps,dw-apb-uart�„ ¯?IcD / jdisabledserial@1c288002snps,dw-apb-uart�ˆ ¯?IcE 0 jdisabledªdefault¸.serial@1c28c002snps,dw-apb-uart�ÂŒ ¯?IcF 1 jdisabledªdefault¸/serial@1c290002snps,dw-apb-uart�Â� ¯?IcG 2 jdisabledªdefault¸0i2c@1c2ac002allwinner,sun6i-a31-i2c�¬ ¯c? *ªdefault¸1 jdisabled i2c@1c2b0002allwinner,sun6i-a31-i2c�° ¯c@ +ªdefault¸2 jdisabled i2c@1c2b4002allwinner,sun6i-a31-i2c�´ ¯cA ,ªdefault¸3 jdisabled spi@1c680002allwinner,sun8i-h3-spi�Æ€ ¯Ac'PŸahbmodý**rxtxªdefault¸4 jokayV flash@0 2jedec,spi-nor�]bZspi@1c690002allwinner,sun8i-h3-spi�Æ� ¯Bc(QŸahbmodý**rxtxªdefault¸5  jdisabledV ethernet@1c300002allwinner,sun50i-a64-emaco6�à ¯R=macirq   ystmmacethc$ Ÿstmmacethjokayªdefault¸7 vrgmii-txid8Š9mdio2snps,dwmac-mdio ethernet-phy@12ethernet-phy-ieee802.3-c22�B8gpu@1c40000'2allwinner,sun50i-a64-maliarm,mali-400�ÄT¯abcdfge#=gpgpmmupp0ppmmu0pp1ppmmu1pmuc5r Ÿbuscore #:interrupt-controller@1c81000 2arm,gic-400 �ÈÈ È@ È`  ¯ œ±Bpwm@1c2140012allwinner,sun50i-a64-pwmallwinner,sun5i-a13-pwm�Âc'ªdefault¸;• jdisableddram-controller@1c620002allwinner,sun50i-a64-mbus�Æ Æ0 kmbusdramcp^#Ÿmbusdrambus ¯E   @À«B?csi@1cb00002allwinner,sun50i-a64-csi�Ë ¯Tc2h` Ÿbusmodram ªdefault¸< jdisableddsi@1ca00002allwinner,sun50i-a64-mipi-dsi�Ê ¯Yc M=Rdphy jdisabled portendpoint>Bd-phy@1ca1000=2allwinner,sun50i-a64-mipi-dphyallwinner,sun6i-a31-mipi-dphy�Ê ¯YcqŸbusmod  jdisableduB=deinterlace@1e00000@2allwinner,sun50i-a64-deinterlaceallwinner,sun8i-h3-deinterlace�àc1fa Ÿbusmodram  ¯]¿? Ídma-memhdmi@1ee0000:2allwinner,sun50i-a64-dw-hdmiallwinner,sun8i-a83t-dw-hdmi�îI ¯X c3on(Ÿiahbisfrtmdscec yctrlM@Rphyjokayàports port@0�endpointABport@1�endpointBBIhdmi-phy@1ef00002allwinner,sun50i-a64-hdmi-phy�ïc3oŸbusmodpll-0 yphyuB@rtc@1f0000002allwinner,sun50i-a64-rtcallwinner,sun8i-h3-rtc�ð)¯()œosc32kosc32k-outiosccCB(interrupt-controller@1f00c0072allwinner,sun50i-a64-r-intcallwinner,sun6i-a31-r-intcœ±�ð  ¯ B)clock@1f014002allwinner,sun50i-a64-r-ccu�ðc'(( Ÿhoscloscioscpll-periphBEcodec-analog@1f015c0"2allwinner,sun50i-a64-codec-analog�ðÀjokayìDBi2c@1f0240012allwinner,sun50i-a64-i2callwinner,sun6i-a31-i2c�ð$ ¯,cE  E jdisabled ir@1f02000/2allwinner,sun50i-a64-irallwinner,sun6i-a31-ir�ð cEE Ÿapbir E ¯%ªdefault¸F jdisabledpwm@1f0380012allwinner,sun50i-a64-pwmallwinner,sun5i-a13-pwm�ð8c'ªdefault¸G• jdisabledpinctrl@1f02c002allwinner,sun50i-a64-r-pinctrl�ð,) ¯-cE'CŸapbhosclosc€�œ±BJr-i2c-pl89-pinsÂPL8PL9Çs_i2cr-ir-rx-pinÂPL11 Çs_cir_rxBFr-pwm-pinÂPL10Çs_pwmBGr-rsb-pinsÂPL0PL1Çs_rsbBHrsb@1f034002allwinner,sun8i-a23-rsb�ð4 ¯'cEŒ-ÆÀ Eªdefault¸Hjokay pmic@3a32x-powers,axp803�£) ¯ œ±ac-power@2x-powers,axp803-ac-power-supplyx-powers,axp813-ac-power-supplyjokayadc(2x-powers,axp803-adcx-powers,axp813-adcùgpio*2x-powers,axp803-gpiox-powers,axp813-gpio€�battery-powerJ2x-powers,axp803-battery-power-supplyx-powers,axp813-battery-power-supplyjokayregulators ¸aldo1aldo1aldo2vcc-pl-Aw@Y2Z aldo3 vcc-pll-avcc-A-ÆÀY-ÆÀdc1swvcc-phyq† B9dcdc1vcc-3v3-A2Z Y2Z B"dcdc2 vdd-cpux-AÞ€YÖ Bdcdc3dcdc3dcdc4dcdc4dcdc5 vcc-dram-AO€YO€dcdc6vdd-sys-AÈàYÈàdldo1 vcc-hdmiA2Z Y2Z Bdldo2 vcc-mipiA2Z Y2Z dldo3dldo3dldo4 vcc-wifiA2Z Y2Z eldo1vdd-1v8-lpddr-Aw@Yw@BDeldo2eldo2eldo3eldo3fldo1 vcc-1v2-hsicAO€YO€fldo2 vdd-cpus-AÈàYÈàldo-io0ldo-io0 jdisabledldo-io1ldo-io1 jdisabledrtc-ldo-A-ÆÀY-ÆÀvcc-rtcdrivevbus drivevbus jdisabledusb-powerB2x-powers,axp803-usb-power-supplyx-powers,axp813-usb-power-supply jdisabledopp-table-cpu2operating-points-v2�Bopp-648000000x&Ÿ²˜Þ€¦¹°opp-816000000x0£,˜Èহ°opp-912000000x6\˜¦¹°opp-960000000x98p˜³@¦¹°opp-1008000000x<ܘO€¦¹°opp-1056000000x>ñH˜ëÀ¦¹°opp-1104000000xAÍ´˜9হ°opp-1152000000xDª ˜Ö ¦¹°aliases·/soc/ethernet@1c30000Á/soc/serial@1c28000É/soc/serial@1c28400Ñ/soc/serial@1c28800Ù/soc/serial@1c28c00á/soc/serial@1c29000hdmi-connector2hdmi-connectorˆaportendpointIBBvcc1v82regulator-fixedvcc1v8Aw@Yw@B%leds 2gpio-ledsledÇstatuséæJ interrupt-parent#address-cells#size-cellsmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusvcc-hdmi-supplydevice_typeregenable-methodclock-names#cooling-cellsi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandlecache-levelcache-unifiedallwinner,pipelinesopp-hz#clock-cellsclock-frequencyclock-output-namesinterruptsinterrupt-affinitysimple-audio-card,namesimple-audio-card,aux-devssimple-audio-card,routingsimple-audio-card,widgetsformatframe-masterbitclock-mastermclk-fssound-daiallwinner,erratum-unknown1arm,no-tick-in-suspendpolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresisallwinner,sramresets#reset-cellsremote-endpointdma-channelsdma-requests#dma-cellsassigned-clocksassigned-clock-parentsreset-namesallwinner,tcon-channelmax-frequencypinctrl-namespinctrl-0vmmc-supplydisable-wpbus-widthcd-gpiosbroken-cdvqmmc-supplynon-removablecap-mmc-hw-resetmmc-hs200-1_8v#mbox-cellsinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-up#sound-dai-cellsdmasdma-namesnvmem-cellsnvmem-cell-names#thermal-sensor-cellsreg-shiftreg-io-widthnum-csspi-max-frequencysysconphy-modephy-handlephy-supply#pwm-cellsdma-ranges#interconnect-cellsinterconnectsinterconnect-nameshvcc-supplycpvdd-supply#io-channel-cellsx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayopp-sharedopp-microvoltclock-latency-nsethernet0serial0serial1serial2serial3serial4color