Ð þíÛj8Ϙ( ÒÏ` ',radxa,cm3-ioradxa,cm3rockchip,rk3566%7Radxa Compute Module 3(CM3) IO Boardaliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/mmc@fe310000â/ethernet@fe010000ì/mmc@fe2b0000cpus cpu@0ñcpu,arm,cortex-a55ýpsci%9€F@X€e€r@„€‘¢­ cpu@100ñcpu,arm,cortex-a55ýpsci%9€F@X€e€r@„€‘¢­ cpu@200ñcpu,arm,cortex-a55ýpsci%9€F@X€e€r@„€‘¢­ cpu@300ñcpu,arm,cortex-a55ýpsci%9€F@X€e€r@„€‘¢­ l3-cache,cacheµÁ;H@Z­opp-table-0,operating-points-v2Ï­opp-408000000ÚQ– á »  » Œ0ïœ@opp-600000000Ú#ÃF á »  » Œ0opp-816000000Ú0£, á »  » Œ0opp-1104000000ÚAÍ´ á »  » Œ0opp-1416000000ÚTfr á »  » Œ0opp-1608000000Ú_Ø" áà˜à˜Œ0opp-1800000000ÚkIÒ á��Œ0display-subsystem,rockchip,display-subsystem firmwarescmi ,arm,scmi-smc‚ protocol@14ý#­opp-table-1,operating-points-v2­Aopp-200000000Ú ëÂ á øP øPB@opp-300000000Úá£ á øP øPB@opp-400000000Úׄ á øP øPB@opp-600000000Ú#ÃF á »  » B@opp-700000000Ú)¹' á~ð~ðB@opp-800000000Ú/¯ áB@B@B@hdmi-sound,simple-audio-card0HDMIGi2s`zokaysimple-audio-card,codec�simple-audio-card,cpu� pmu,arm,cortex-a55-pmu0‹äåæç– psci ,arm,psci-1.0smctimer,arm,armv8-timer0‹   ©xin24m ,fixed-clockÀn6Ðxin24m#­xin32k ,fixed-clockÀ€Ðxin32kãídefault#sram@10f000 ,mmio-sramýð ûðsram@0,arm,scmi-shmemý­sata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciýü@›œ�satapmaliverxoob ‹_ sata-phy/ zdisabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciýü€ ¡¢satapmaliverxoob ‹` sata-phy/ zdisabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3ýüÀ@ ‹©¦§¥ref_clksuspend_clkbus_clk=otg Eutmi_wide/N”Uzokay usb2-phyn uhigh-speedusb@fd000000,rockchip,rk3568-dwc3snps,dwc3ýý@ ‹ª©ª¨ref_clksuspend_clkbus_clk=host usb2-phyusb3-phy Eutmi_wide/N•Uzokayinterrupt-controller@fd400000 ,arm,gic-v3 ýý@ýF ‹ ƒ˜©ýA³(¾­usb@fd800000 ,generic-ehciýý€ ‹‚½¾¼usbzokayusb@fd840000 ,generic-ohciýý„ ‹ƒ½¾¼usb zdisabledusb@fd880000 ,generic-ehciýýˆ ‹…¿À¼usb zdisabledusb@fd8c0000 ,generic-ohciýýŒ ‹†¿À¼usb zdisabledsyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdýý­\io-domains&,rockchip,rk3568-pmu-io-voltage-domainzokayÍÛé÷!/=syscon@fdc50000ýýÅ ,rockchip,rk3566-pipe-grfsyscon­¹syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdýýÆ­syscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconýýÈ­ºsyscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconýýÉ­»syscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconýýÊ€­¼syscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconýýÊ€€­¾clock-controller@fdd00000,rockchip,rk3568-pmucruýýÐ#K­clock-controller@fdd20000,rockchip,rk3568-cruýýÒxin24m#KX h€G†Œ ëÂ}”­i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cýýÔ ‹.- i2cpclkã ídefault zokayregulator@1c ,tcs,tcs4525ý¡¾vdd_cpuÍáó ß4 5°#ü8!­regulator-state-memCpmic@20,rockchip,rk817ý #Ðrk817-clkout1rk817-clkout2"‹ídefaultã#\}‹!—!£!¯!»!Ç!Ó!­šregulatorsDCDC_REG1 ¾vdd_logicÍáßó¡  ™p#qregulator-state-memö » DCDC_REG2 ¾vdd_gpu_npuÍáßó¡  ™p#q­Bregulator-state-memCDCDC_REG3¾vcc_ddrÍáßregulator-state-memöDCDC_REG4 ¾vcc3v3_sysÍáßó2Z  2Z ­Ìregulator-state-memö2Z LDO_REG1 ¾vcca1v8_pmuÍáów@ w@regulator-state-memöw@LDO_REG2 ¾vdda_0v9Íáó »  » ­Ñregulator-state-memCLDO_REG3 ¾vdda0v9_pmuÍáó »  » regulator-state-memö » LDO_REG4 ¾vccio_acodecÍáó2Z  2Z ­regulator-state-memCLDO_REG5 ¾vccio_sdÍáów@ 2Z ­regulator-state-memCLDO_REG6 ¾vcc3v3_pmuÍáó2Z  2Z ­regulator-state-memö2Z LDO_REG7 ¾vcc_1v8_pÍáów@ w@­Ëregulator-state-memCLDO_REG8 ¾vcc1v8_dvpÍáów@ w@regulator-state-memCLDO_REG9 ¾vcc2v8_dvpÍáó*¹€ *¹€regulator-state-memCserial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartýýÕ ‹t ,baudclkapb_pclk*$$ã%ídefault/< zdisabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý× 0 pwmpclkã&ídefaultF zdisabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý× 0 pwmpclkã'ídefaultF zdisabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý×  0 pwmpclkã(ídefaultF zdisabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý×0 0 pwmpclkã)ídefaultF zdisabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdýýÙpower-controller!,rockchip,rk3568-power-controllerQ ­power-domain@7ýe*Qpower-domain@8ýÌÍ e+,-Qpower-domain@9ý ÚÛÜ e./0Qpower-domain@10ý ñòe123456Qpower-domain@11ý íe7Qpower-domain@13ý e8Qpower-domain@14ý e9:;Qpower-domain@15ýe<=>?@Qgpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostýýæ@$‹()' ljobmmugpugpubus%A/zokay|B­©video-codec@fdea0400,rockchip,rk3568-vpuýýê ‹‹lvdpuîï aclkhclkˆC/ iommu@fdea0800,rockchip,rk3568-iommuýýê@ ‹Š aclkifaceîï/ �­Crga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rgaýýë€ ‹ZóôõaclkhclksclkN&$% œcoreaxiahb/ video-codec@fdee0000,rockchip,rk3568-vepuýýî ‹@ýþ aclkhclkˆD/ iommu@fdee0800,rockchip,rk3568-iommuýýî@ ‹?ýþ aclkiface/ �­Dmmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcýþ@ ‹d ÁÂŽ�biuciuciu-driveciu-sample¨³ðÑ€Nëœreset zdisabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aýþ‹ lmacirqeth_wake_irq@†‰‰ÇÃĉÈWstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refNì œstmmaceth”ÁEÑâFõGzokayX‰† }‡HhsY@inputI)rgmiiídefaultãJKLMNO 2PB XN † mFv.mdio,snps,dwmac-mdio ethernet-phy@0,ethernet-phy-ieee802.3-c22ý­Istmmac-axi-config‰™­Erx-queues-config©­Fqueue0tx-queues-config¿­Gqueue0vop@fe040000 ýþ0þ@Õvopgamma-lut ‹”(ÝÞßàá%aclkhclkdclk_vp0dclk_vp1dclk_vp2ˆQ/ ”zokay,rockchip,rk3566-vopXßà}ports ­port@0ý endpoint@2ýßR­Zport@1ý port@2ý iommu@fe043e00,rockchip,rk3568-iommu ýþ>þ? ‹”ÝÞ aclkiface�/ zokay­Qdsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiýþ ‹DpclkèdphyS/ œapbN” zdisabledports port@0ýport@1ýdsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiýþ ‹EpclkédphyT/ œapbN” zdisabledports port@0ýport@1ýhdmi@fe0a0000,rockchip,rk3568-dw-hdmiýþ  ‹-(æç“(Úiahbisfrcecrefídefault ãUVW/ /”ïzokayXY­ports port@0ýendpointßZ­Rport@1ýendpointß[­Îqos@fe128000,rockchip,rk3568-qossysconýþ€ ­*qos@fe138080,rockchip,rk3568-qossysconýþ€€ ­9qos@fe138100,rockchip,rk3568-qossysconýþ� ­:qos@fe138180,rockchip,rk3568-qossysconýþ�€ ­;qos@fe148000,rockchip,rk3568-qossysconýþ€ ­+qos@fe148080,rockchip,rk3568-qossysconýþ€€ ­,qos@fe148100,rockchip,rk3568-qossysconýþ� ­-qos@fe150000,rockchip,rk3568-qossysconýþ ­7qos@fe158000,rockchip,rk3568-qossysconýþ€ ­1qos@fe158100,rockchip,rk3568-qossysconýþ� ­2qos@fe158180,rockchip,rk3568-qossysconýþ�€ ­3qos@fe158200,rockchip,rk3568-qossysconýþ‚ ­4qos@fe158280,rockchip,rk3568-qossysconýþ‚€ ­5qos@fe158300,rockchip,rk3568-qossysconýþƒ ­6qos@fe180000,rockchip,rk3568-qossysconýþ qos@fe190000,rockchip,rk3568-qossysconýþ ­<qos@fe190280,rockchip,rk3568-qossysconýþ€ ­=qos@fe190300,rockchip,rk3568-qossysconýþ ­>qos@fe190380,rockchip,rk3568-qossysconýþ€ ­?qos@fe190400,rockchip,rk3568-qossysconýþ ­@qos@fe198000,rockchip,rk3568-qossysconýþ€ ­8qos@fe1a8000,rockchip,rk3568-qossysconýþ€ ­.qos@fe1a8080,rockchip,rk3568-qossysconýþ€€ ­/qos@fe1a8100,rockchip,rk3568-qossysconýþ� ­0dfi@fe230000,rockchip,rk3568-dfiýþ# ‹  \pcie@fe260000,rockchip,rk3568-pcie0ýÀ@þ&ôÕdbiapbconfig<‹KJIHGlsyspmcmsglegacyerr-(�‚ƒ„…$aclk_mstaclk_slvaclk_dbipclkauxñpci˜7`J]]]]Xix‡–ž pcie-phy/Tûôôô ô à@N¡œpipe  zdisabledlegacy-interrupt-controller˜ƒ ‹H­]mmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcýþ+@ ‹b °±Š‹biuciuciu-driveciu-sample¨³ðÑ€NÔœresetzokay¨²ÄÕàídefaultã^_`abmmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcýþ,@ ‹c ²³Œ�biuciuciu-driveciu-sample¨³ðÑ€NÖœresetzokay ¨ÕÄíú c ídefault ãdef ) 7àwifi@1,brcm,bcm43455-fmacýg‹ lhost-wakeídefaultãhspi@fe300000 ,rockchip,sfcýþ0@ ‹exvclk_sfchclk_sfcãiídefault zdisabledmmc@fe310000,rockchip,rk3568-dwcmshcýþ1 ‹X{}h ëÂn6(|zy{}corebusaxiblocktimerzokay¨³ ë C ídefaultãjklm 7àrng@fe388000,rockchip,rk3568-rngýþ8€@po coreahbNm zdisabledi2s@fe400000,rockchip,rk3568-i2s-tdmýþ@ ‹4X=AhFÏqFÏq?C9mclk_txmclk_rxhclk*n RtxNPQ œtx-mrx-m”ï zdisabled­ i2s@fe410000,rockchip,rk3568-i2s-tdmýþA ‹5XEIhFÏqFÏqGK:mclk_txmclk_rxhclk*nn RrxtxNRS œtx-mrx-m”ídefault0ãopqrstuvwxyzï zdisabledi2s@fe420000,rockchip,rk3568-i2s-tdmýþB ‹6XMhFÏqOO;mclk_txmclk_rxhclk*nn RtxrxNTœtx-m”ídefaultã{|}~ï zdisabledi2s@fe430000,rockchip,rk3568-i2s-tdmýþC ‹7SW<mclk_txmclk_rxhclk*nn RtxrxNUV œtx-mrx-m”ï zdisabledpdm@fe440000,rockchip,rk3568-pdmýþD ‹LZYpdm_clkpdm_hclk*n  Rrxã€�‚ƒ„ídefaultNXœpdm-mï zdisabledspdif@fe460000,rockchip,rk3568-spdifýþF ‹f mclkhclk_\*n Rtxídefaultã…ï zdisableddma-controller@fe530000,arm,pl330arm,primecellýþS@‹  \  apb_pclk s­$dma-controller@fe550000,arm,pl330arm,primecellýþU@‹ \  apb_pclk s­ni2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþZ ‹/HG i2cpclkã†ídefault  zdisabledi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþ[ ‹0JI i2cpclkã‡ídefault  zdisabledi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþ\ ‹1LK i2cpclkãˆídefault  zdisabledi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþ] ‹2NM i2cpclkã‰ídefault  zdisabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþ^ ‹3PO i2cpclkãŠídefault  zdisabledwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtýþ` ‹• tclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spiýþa ‹gRQspiclkapb_pclk*$$ Rtxrxídefault ㋌�  zdisabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spiýþb ‹hTSspiclkapb_pclk*$$ Rtxrxídefault ãŽ��  zdisabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spiýþc ‹iVUspiclkapb_pclk*$$ Rtxrxídefault ã‘’“  zdisabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spiýþd ‹jXWspiclkapb_pclk*$$ Rtxrxídefault 㔕–  zdisabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartýþe ‹ubaudclkapb_pclk*$$ ã—˜™ídefault/<zokaybluetooth,brcm,bcm4345c5šlpo ~g  ’g ídefault 㛜� ¤g ³ ¿serial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartýþf ‹v# baudclkapb_pclk*$$ãžídefault/<zokayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartýþg ‹w'$baudclkapb_pclk*$$ãŸídefault/< zdisabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartýþh ‹x+(baudclkapb_pclk*$$ ã ídefault/< zdisabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartýþi ‹y/,baudclkapb_pclk*$ $ ã¡ídefault/< zdisabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartýþj ‹z30baudclkapb_pclk*$ $ ã¢ídefault/< zdisabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartýþk ‹{74baudclkapb_pclk*$$ã£ídefault/< zdisabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartýþl ‹|;8baudclkapb_pclk*$$ã¤ídefault/< zdisabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartýþm ‹}?<baudclkapb_pclk*$$ã¥ídefault/< zdisabledthermal-zonescpu-thermal Ìd âè ð¦tripscpu_alert0 p Ðøpassive­§cpu_alert1 $ø Ðøpassivecpu_crit s Ð øcriticalcooling-mapsmap0 §0  ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal Ì âè ð¦tripsgpu-threshold p Ðøpassivegpu-target $ø Ðøpassive­¨gpu-crit s Ð øcriticalcooling-mapsmap0 ¨ ©ÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcýþq ‹sXhf@ ®`tsadcapb_pclkN�‚×” +sídefaultsleep㪠B« Lzokay b y­¦saradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcýþr ‹]saradcapb_pclkN€ œsaradc-apb ”zokay ¦¬pwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþnZY pwmpclkã­ídefaultF zdisabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþnZY pwmpclkã®ídefaultF zdisabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþn ZY pwmpclkã¯ídefaultF zdisabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþn0ZY pwmpclkã°ídefaultF zdisabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþo]\ pwmpclkã±ídefaultF zdisabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþo]\ pwmpclkã²ídefaultF zdisabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþo ]\ pwmpclkã³ídefaultF zdisabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþo0]\ pwmpclkã´ídefaultF zdisabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþp`_ pwmpclkãµídefaultF zdisabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþp`_ pwmpclkã¶ídefaultF zdisabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþp `_ pwmpclkã·ídefaultF zdisabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþp0`_ pwmpclkã¸ídefaultF zdisabledphy@fe830000,rockchip,rk3568-naneng-combphyýþƒ"} refapbpipeX"hõáNÇœphy ²¹ ĺ Úzokay­phy@fe840000,rockchip,rk3568-naneng-combphyýþ„%~ refapbpipeX%hõáNÉœphy ²¹ Ä» Ú zdisabled­phy@fe870000,rockchip,rk3568-csi-dphyýþ‡ypclk ÚNºœapb” zdisabledmipi-dphy@fe850000,rockchip,rk3568-dsi-dphyýþ… refpclkz Ú/ œapbN» zdisabled­Smipi-dphy@fe860000,rockchip,rk3568-dsi-dphyýþ† refpclk{ Ú/ œapbN¼ zdisabled­Tusb2phy@fe8a0000,rockchip,rk3568-usb2phyýþŠphyclkÐclk_usbphy0_480m ‹‡ å¼#zokay­host-port Úzokay õ½­otg-port Úzokay­usb2phy@fe8b0000,rockchip,rk3568-usb2phyýþ‹phyclkÐclk_usbphy1_480m ‹ˆ å¾#zokayhost-port Úzokay­otg-port Úzokay­pinctrl,rockchip,rk3568-pinctrl” \ û­¿gpio@fdd60000,rockchip,gpio-bankýýÖ ‹!.   ¿  ƒ˜­"gpio@fe740000,rockchip,gpio-bankýþt ‹"cd  ¿  ƒ˜gpio@fe750000,rockchip,gpio-bankýþu ‹#ef  ¿@  ƒ˜­ggpio@fe760000,rockchip,gpio-bankýþv ‹$gh  ¿`  ƒ˜­Ïgpio@fe770000,rockchip,gpio-bankýþw ‹%ij  ¿€  ƒ˜­Ppcfg-pull-up (­Âpcfg-pull-none 5­Àpcfg-pull-none-drv-level-1 5 B­Äpcfg-pull-none-drv-level-2 5 B­Ãpcfg-pull-none-drv-level-3 5 B­Èpcfg-pull-none-drv-level-15 5 B­Åpcfg-pull-up-drv-level-1 ( B­Çpcfg-pull-up-drv-level-2 ( B­Ápcfg-pull-none-smt 5 Q­Æacodecaudiopwmbt656bt1120camcan0can1can2cifclk32kclk32k-out0 fÀ­cpuebcedpdpemmcemmc-bus8€ f Á ÁÁÁÁÁÁÁ­jemmc-clk fÁ­kemmc-cmd fÁ­lemmc-datastrobe fÀ­meth0eth1flashfspifspi-pins` fÀÀÀÀÀÀ­igmac0gmac1gmac1m0-miim fÅÅ­Jgmac1m0-clkinout fÅ­Ogmac1m0-rx-bus20 f Å Å Å­Lgmac1m0-tx-bus20 f ÅÅÅ­Kgmac1m0-rgmii-clk fÅÅ­Mgmac1m0-rgmii-bus@ fÅÅÅÅ­Ngpuhdmitxhdmitxm0-cec fÀ­Whdmitx-scl fÀ­Uhdmitx-sda fÀ­Vi2c0i2c0-xfer f Æ Æ­ i2c1i2c1-xfer f Æ Æ­†i2c2i2c2m0-xfer f ÆÆ­‡i2c3i2c3m0-xfer fÆÆ­ˆi2c4i2c4m0-xfer f Æ Æ­‰i2c5i2c5m0-xfer f Æ Æ­Ši2s1i2s1m0-lrckrx fÀ­ri2s1m0-lrcktx fÀ­qi2s1m0-sclkrx fÀ­pi2s1m0-sclktx fÀ­oi2s1m0-sdi0 f À­si2s1m0-sdi1 f À­ti2s1m0-sdi2 f À­ui2s1m0-sdi3 fÀ­vi2s1m0-sdo0 fÀ­wi2s1m0-sdo1 fÀ­xi2s1m0-sdo2 f À­yi2s1m0-sdo3 f À­zi2s2i2s2m0-lrcktx fÀ­|i2s2m0-sclktx fÀ­{i2s2m0-sdi fÀ­}i2s2m0-sdo fÀ­~i2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpdmm0-clk fÀ­pdmm0-clk1 fÀ­€pdmm0-sdi0 f À­�pdmm0-sdi1 f À­‚pdmm0-sdi2 f À­ƒpdmm0-sdi3 fÀ­„pmicpmic-int-l f­#pmupwm0pwm0m0-pins fÀ­&pwm1pwm1m0-pins fÀ­'pwm2pwm2m0-pins fÀ­(pwm3pwm3-pins fÀ­)pwm4pwm4-pins fÀ­­pwm5pwm5-pins fÀ­®pwm6pwm6-pins fÀ­¯pwm7pwm7-pins fÀ­°pwm8pwm8m0-pins f À­±pwm9pwm9m0-pins f À­²pwm10pwm10m0-pins f À­³pwm11pwm11m0-pins fÀ­´pwm12pwm12m0-pins fÀ­µpwm13pwm13m0-pins fÀ­¶pwm14pwm14m0-pins fÀ­·pwm15pwm15m0-pins fÀ­¸refclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ fÁÁÁÁ­^sdmmc0-clk fÁ­_sdmmc0-cmd fÁ­`sdmmc0-det f­asdmmc0-pwren fÀ­bsdmmc1sdmmc1-bus4@ fÁÁÁÁ­dsdmmc1-clk fÁ­esdmmc1-cmd fÁ­fsdmmc2spdifspdifm0-tx fÀ­…spi0spi0m0-pins0 f ÀÀÀ­�spi0m0-cs0 fÀ­‹spi0m0-cs1 fÀ­Œspi1spi1m0-pins0 f ÀÀÀ­�spi1m0-cs0 fÀ­Žspi1m0-cs1 fÀ­�spi2spi2m0-pins0 fÀÀÀ­“spi2m0-cs0 fÀ­‘spi2m0-cs1 fÀ­’spi3spi3m0-pins0 f ÀÀ À­–spi3m0-cs0 fÀ­”spi3m0-cs1 fÀ­•tsadctsadc-shutorg fÀ­ªtsadc-pin fÀ­«uart0uart0-xfer f­%uart1uart1m0-xfer f  ­™uart1m0-ctsn fÀ­—uart1m0-rtsn f À­˜uart2uart2m0-xfer f­žuart3uart3m0-xfer f­Ÿuart4uart4m0-xfer f­ uart5uart5m0-xfer f­¡uart6uart6m0-xfer f­¢uart7uart7m0-xfer f­£uart8uart8m0-xfer f­¤uart9uart9m0-xfer f­¥vopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2bluetoothbt-host-wake-h f À­›bt-reg-on-h fÀ­œbt-wake-host-h f À­�ledsuser-led2 fÀ­Épi-nled-activity fÀ­Êwifiwifi-reg-on-h fÀ­Íwifi-host-wake-h fÀ­hsdcardsdmmc-pwren fÀusbvcc5v0-host-en-h fÀ­Ðleds ,gpio-ledsled-0 Œ" t zstatus ƒtimer ™onídefaultãÉled-1 ŒP t zactivity ƒheartbeatídefaultãÊvcc-sys-regulator,regulator-fixed¾vcc_sysÍáóLK@ LK@­!vcc-1v8-regulator,regulator-fixed¾vcc_1v8Íáów@ w@8Ë­vcc-3v3-regulator,regulator-fixed¾vcc_3v3Íáó2Z  2Z 8Ì­vcca-1v8-regulator,regulator-fixed ¾vcca_1v8Íáów@ w@8Ë­¬pwrseq-sdio,mmc-pwrseq-simpleš ext_clockídefaultãÍ §g­cchosen ³serial2:1500000n8external-gmac1-clock ,fixed-clockÀsY@ Ðgmac1_clkin#­Hhdmi-con,hdmi-connectorøaportendpointßέ[vcc5v0-usb30-regulator,regulator-fixed ¾vcc5v0_usb30 ¿ =ÏídefaultãÐÍóLK@ LK@8!­½vcca1v8-image-regulator,regulator-fixed¾vcca1v8_imageÍáów@ w@8Ë­Yvdda0v9-image-regulator,regulator-fixed¾vcca0v9_imageÍáó »  » 8Ñ­X interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3mmc0ethernet0mmc1device_typeregclocks#cooling-cellsenable-methodoperating-points-v2i-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-supplyphandlecache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityarm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesrangesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconmaximum-speedinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerpmuio1-supplypmuio2-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parentsrockchip,grffcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspendrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyregulator-initial-moderegulator-on-in-suspendregulator-suspend-microvoltdmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyiommus#iommu-cellsreset-namesfifo-depthmax-frequencysnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsoclock_in_outphy-handlephy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaysnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-namesremote-endpoint#sound-dai-cellsavdd-0v9-supplyavdd-1v8-supplyrockchip,pmubus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanesbus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvqmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104vmmc-supplymmc-hs200-1_8vdma-namesarm,pl330-periph-burst#dma-cellsdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosvbat-supplyvddio-supplypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfphy-supplygpio-controllergpio-ranges#gpio-cellsbias-pull-upbias-disabledrive-strengthinput-schmitt-enablerockchip,pinscolorfunctionlinux,default-triggerdefault-statereset-gpiosstdout-pathenable-active-high