Ð þíõ"8èH( Úè2friendlyarm,nanopi-r4s-enterpriserockchip,rk3399 ++7FriendlyElec NanoPi R4S Enterprise Editionaliases=/pinctrl/gpio@ff720000C/pinctrl/gpio@ff730000I/pinctrl/gpio@ff780000O/pinctrl/gpio@ff788000U/pinctrl/gpio@ff790000[/i2c@ff3c0000`/i2c@ff110000e/i2c@ff120000j/i2c@ff130000o/i2c@ff3d0000t/i2c@ff140000y/i2c@ff150000~/i2c@ff160000ƒ/i2c@ff3e0000ˆ/serial@ff180000�/serial@ff190000˜/serial@ff1a0000 /serial@ff1b0000¨/serial@ff370000°/spi@ff1c0000µ/spi@ff1d0000º/spi@ff1e0000¿/spi@ff350000Ä/spi@ff1f0000É/spi@ff200000Î/ethernet@fe300000Ø/mmc@fe310000Ý/mmc@fe320000â/mmc@fe330000cpus+cpu-mapcluster0core0çcore1çcore2çcore3çcluster1core0çcore1çcpu@0ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@1ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@2ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@3ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@100ëcpuarm,cortex-a72÷ûpsci  #2´L \Ài@{ˆ€•@§´ÅÙäthermal-idle#ì'øôcpu@101ëcpuarm,cortex-a72÷ûpsci  #2´L \Ài@{ˆ€•@§´ÅÙäthermal-idle#ì'øôl2-cache-cluster0cache^k@}ä l2-cache-cluster1cache^k@}äidle-states"pscicpu-sleeparm,idle-state/@Wxøúh„ä cluster-sleeparm,idle-state/@W�øôhÐä memory-controllerrockchip,rk3399-dmcy†¨•dmc_clk ¡disabledpmu_a53arm,cortex-a53-pmu¨pmu_a72arm,cortex-a72-pmu¨psci arm,psci-1.0smctimerarm,armv8-timer@¨   ³xin24m fixed-clockÊn6Úxin24míäšpcie@f8000000rockchip,rk3399-pcie ÷øýúaxi-baseapb-baseëpci+! ÅÄG •aclkaclk-perfhclkpm0¨123+syslegacyclient;`N\k s,xpcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38‚‚úúà�ûàûà8‰‚ƒ„…†�€(�coremgmtmgmt-stickypipepmpclkaclk¡okayœ¦¶Æinterrupt-controllerÖäpcie-ep@f8000000rockchip,rk3399-pcie-ep ÷ýúúapb-basemem-base ÅÄG •aclkaclk-perfhclkpmëœ8‰‚ƒ„…†�€(�coremgmtmgmt-stickypipepmpclkaclk s,xpcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3ù default% ¡disabledethernet@fe300000rockchip,rk3399-gmac÷þ0¨ +macirq8ighfjÕfM•stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac/‰‰ �stmmaceth=J¡okayUl¦|inputdefault % !‰"”rgmii�#¨(±º$ Æmac-addressmdiosnps,dwmac-mdio+ethernet-phy@1÷ %¨ ×'çu0 ù%ä"mmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ1@¨@ðÑ€ îMœ�•biuciuciu-driveciu-sample/‰y�reset ¡disabled(9F\&gdefault %'()ummc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ2@¨AðÑ€l̓ ë ÎLš›•biuciuciu-driveciu-sample/‰z�reset¡okay(˜ ª*³default%+,-.u¾/Ê0mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1÷þ3¨ ×lNƒ ëÂNð•clk_xinclk_ahbÚemmc_cardclockís1 xphy_arasan/í ¡disabledþgä�usb@fe380000 generic-ehci÷þ8¨ÈÉ2s3xusb¡okayusb@fe3a0000 generic-ohci÷þ:¨ÈÉ2s3xusb¡okayusb@fe3c0000 generic-ehci÷þ<¨ÊË4s5xusb¡okayusb@fe3e0000 generic-ohci÷þ>¨ ÊË4s5xusb¡okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell÷þCM •apb_pclkçdebug@fe432000&arm,coresight-cpu-debugarm,primecell÷þC M •apb_pclkçdebug@fe434000&arm,coresight-cpu-debugarm,primecell÷þC@M •apb_pclkçdebug@fe436000&arm,coresight-cpu-debugarm,primecell÷þC`M •apb_pclkçdebug@fe610000&arm,coresight-cpu-debugarm,primecell÷þaL •apb_pclkçdebug@fe710000&arm,coresight-cpu-debugarm,primecell÷þqL •apb_pclkçusb@fe800000rockchip,rk3399-dwc3+‚0�ƒöøôùG•ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk‰% �usb3-otg¡okayusb@fe800000 snps,dwc3÷þ€¨i�öƒ•refbus_earlysuspend hosts67xusb2-phyusb3-phy utmi_wide6Wp‘/¡okayusb@fe900000rockchip,rk3399-dwc3+‚0‚„÷øôùG•ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk‰& �usb3-otg¡okayusb@fe900000 snps,dwc3÷þ�¨n‚÷„•refbus_earlysuspend hosts89xusb2-phyusb3-phy utmi_wide6Wp‘/¡okaydp@fec00000rockchip,rk3399-cdn-dp÷þÀ¨ lr¡ƒõá ë ru¡o•core-clkpclkspdifgrfs:;/ ‰HJý�spdifdptxapbcore=³ ¡disabledportsport+endpoint@0÷Ä<ä­endpoint@1÷Ä=ä§interrupt-controller@fee00000 arm,gic-v3+‚ÖP÷þàþð ÿðÿñÿò¨ ämsi-controller@fee20000arm,gic-v3-itsÔã÷þâäppi-partitionsinterrupt-partition-0îäinterrupt-partition-1îäsaradc@ff100000rockchip,rk3399-saradc÷ÿ¨>÷Pe•saradcapb_pclk‰Ô �saradc-apb¡okay crypto@ff8b0000rockchip,rk3399-crypto÷ÿ‹@¨ÐÒ…•hclk_masterhclk_slavesclk‰µ®¯�masterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-crypto÷ÿ‹€@¨‡ÑÓ†•hclk_masterhclk_slavesclk‰º¸¹�masterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2c÷ÿlAƒ ëÂAU •i2cpclk¨;default%>+¡okayÊ @–,i2c@ff120000rockchip,rk3399-i2c÷ÿlBƒ ëÂBV •i2cpclk¨#default%?+¡okayeeprom@51microchip,24c02atmel,24c02÷QDd+mac-address@fa÷úä$i2c@ff130000rockchip,rk3399-i2c÷ÿlCƒ ëÂCW •i2cpclk¨"default%@+ ¡disabledi2c@ff140000rockchip,rk3399-i2c÷ÿlDƒ ëÂDX •i2cpclk¨&default%A+ ¡disabledi2c@ff150000rockchip,rk3399-i2c÷ÿlEƒ ëÂEY •i2cpclk¨%default%B+ ¡disabledi2c@ff160000rockchip,rk3399-i2c÷ÿlFƒ ëÂFZ •i2cpclk¨$default%C+¡okayä´serial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿQ`•baudclkapb_pclk¨cMWdefault %DEF ¡disabledbluetoothbrcm,bcm43438-btG•lpo dH x* Š* ™= default %IJK£¯Lserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿRa•baudclkapb_pclk¨bMWdefault%M ¡disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿSb•baudclkapb_pclk¨dMWdefault%N¡okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿTc•baudclkapb_pclk¨eMWdefault%O ¡disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿG[•spiclkapb_pclk¨D¼P P Átxrxdefault%QRST+ ¡disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿH\•spiclkapb_pclk¨5¼P P Átxrxdefault%UVWX+ ¡disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿI]•spiclkapb_pclk¨4¼PPÁtxrxdefault%YZ[\+ ¡disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿJ^•spiclkapb_pclk¨C¼PPÁtxrxdefault%]^_`+ ¡disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ K_•spiclkapb_pclk¨„¼aa Átxrxdefault%bcde/+ ¡disabledthermal-zonescpu-thermalËdáèïftripscpu_alert0ÿp Ðòpassiveägcpu_alert1ÿ$ø Ðòpassiveähcpu_critÿs Ð òcriticalcooling-mapsmap0gÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1hHÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalËdáèïftripsgpu_alert0ÿ$ø Ðòpassiveäigpu_critÿs Ð òcriticalcooling-mapsmap0i jÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadc÷ÿ&¨alOƒ q°Od•tsadcapb_pclk‰è �tsadc-apb=*sinitdefaultsleep%kAlKkU¡okayk‚äfqos@ffa58000rockchip,rk3399-qossyscon÷ÿ¥€ ätqos@ffa5c000rockchip,rk3399-qossyscon÷ÿ¥À äuqos@ffa60080rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa60100rockchip,rk3399-qossyscon÷ÿ¦ qos@ffa60180rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa70000rockchip,rk3399-qossyscon÷ÿ§ äxqos@ffa70080rockchip,rk3399-qossyscon÷ÿ§€ äyqos@ffa74000rockchip,rk3399-qossyscon÷ÿ§@ ävqos@ffa76000rockchip,rk3399-qossyscon÷ÿ§` äwqos@ffa90000rockchip,rk3399-qossyscon÷ÿ© äzqos@ffa98000rockchip,rk3399-qossyscon÷ÿ©€ ämqos@ffaa0000rockchip,rk3399-qossyscon÷ÿª ä{qos@ffaa0080rockchip,rk3399-qossyscon÷ÿª€ ä|qos@ffaa8000rockchip,rk3399-qossyscon÷ÿª€ ä}qos@ffaa8080rockchip,rk3399-qossyscon÷ÿª€€ ä~qos@ffab0000rockchip,rk3399-qossyscon÷ÿ« änqos@ffab0080rockchip,rk3399-qossyscon÷ÿ«€ äoqos@ffab8000rockchip,rk3399-qossyscon÷ÿ«€ äpqos@ffac0000rockchip,rk3399-qossyscon÷ÿ¬ äqqos@ffac0080rockchip,rk3399-qossyscon÷ÿ¬€ ärqos@ffac8000rockchip,rk3399-qossyscon÷ÿ¬€ äqos@ffac8080rockchip,rk3399-qossyscon÷ÿ¬€€ ä€qos@ffad0000rockchip,rk3399-qossyscon÷ÿ­ ä�qos@ffad8080rockchip,rk3399-qossyscon÷ÿ­€€ qos@ffae0000rockchip,rk3399-qossyscon÷ÿ® äspower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd÷ÿ1power-controller!rockchip,rk3399-power-controller�+äpower-domain@34÷"áݱm�power-domain@33÷!Üå±no�power-domain@31÷ëê±p�power-domain@32÷  í쟞±qr�power-domain@35÷#бs�power-domain@25÷l�power-domain@23÷ð±t�power-domain@22÷Õf±u�power-domain@27÷ÎL±v�power-domain@28÷î±w�power-domain@8÷~}�power-domain@9÷ €�power-domain@24÷ô±xy�power-domain@15÷�+power-domain@21÷Þçr±z�power-domain@19÷åß±{|�power-domain@20÷æà±}~�power-domain@16÷�+power-domain@17÷ÙÙ±€�power-domain@18÷ÛÛ±��syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd÷ÿ2äio-domains&rockchip,rk3399-pmu-io-voltage-domain¡okay¸‚spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ5ƒƒ•spiclkapb_pclk¨<default%„…†‡+ ¡disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿ7ƒƒ"•baudclkapb_pclk¨fMWdefault%ˆ ¡disabledi2c@ff3c0000rockchip,rk3399-i2c÷ÿ<lƒ ƒ ëƒ ƒ •i2cpclk¨9default%‰+¡okayÊ€ ,regulator@40silergy,syr827÷@Çdefault%Šäø ß4 "ã` :vdd_cpu_b Iè ^äregulator-state-mem iregulator@41silergy,syr828÷AÇdefault%‹äø ß4 "ã` :vdd_gpu Iè ^äÀregulator-state-mem ipmic@1brockchip,rk808÷Úxin32krtc_clko_wifií Œ¨default %�Ž� ‚ £ ± ½ É Õ á í ù    +¯‚äGregulatorsDCDC_REG1äø q° "™p :vdd_center Iqregulator-state-mem iDCDC_REG2äø q° "™p :vdd_cpu_l Iqä regulator-state-mem iDCDC_REG3äø :vcc_ddrregulator-state-mem 8DCDC_REG4äø w@ "w@ :vcc_1v8äLregulator-state-mem 8 Pw@LDO_REG1äø w@ "w@ :vcc1v8_camregulator-state-mem iLDO_REG2äø -ÆÀ "-ÆÀ :vcc3v0_touchregulator-state-mem iLDO_REG3äø w@ "w@ :vcc1v8_pmupllregulator-state-mem 8 Pw@LDO_REG4äø w@ "2Z  :vcc_sdioä0regulator-state-mem 8 P-ÆÀLDO_REG5äø -ÆÀ "-ÆÀ :vcca3v0_codecregulator-state-mem iLDO_REG6äø ã` "ã` :vcc_1v5regulator-state-mem 8 Pã`LDO_REG7äø w@ "w@ :vcca1v8_codecä›regulator-state-mem iLDO_REG8äø -ÆÀ "-ÆÀ :vcc_3v0ä‚regulator-state-mem 8 P-ÆÀSWITCH_REG1äø :vcc3v3_s3ä#regulator-state-mem iSWITCH_REG2äø :vcc3v3_s0regulator-state-mem ii2c@ff3d0000rockchip,rk3399-i2c÷ÿ=lƒ ƒ ëƒ ƒ •i2cpclk¨8default%�+ ¡disabledÊ€ ,typec-portc@22 fcs,fusb302÷" Œ¨default%‘ l’i2c@ff3e0000rockchip,rk3399-i2c÷ÿ>lƒ ƒ ëƒ ƒ •i2cpclk¨:default%“+ ¡disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB xdefault%”ƒ¡okaypwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB xdefault%•ƒ¡okaypwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB  xactive%–ƒ¡okaypwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB0 xdefault%—ƒ ¡disableddfi@ff630000÷ÿc@rockchip,rk3399-dfiy¨ƒy •pclk_ddr_monävideo-codec@ff650000rockchip,rk3399-vpu÷ÿe ¨rq +vepuvdpuëê •aclkhclk ƒ˜/iommu@ff650800rockchip,iommu÷ÿe@¨sëê •aclkiface Š/ä˜video-codec@ff660000rockchip,rk3399-vdec÷ÿf€¨t í쟞•axiahbcabaccore ƒ™/ iommu@ff660480rockchip,iommu ÷ÿf€@ÿfÀ@¨uíì •aclkiface/  Šä™iommu@ff670800rockchip,iommu÷ÿg@¨*áÝ •aclkiface Š ¡disabledrga@ff680000rockchip,rk3399-rga÷ÿh¨7Üåm•aclkhclksclk‰jgi �coreaxiahb/!efuse@ff690000rockchip,rk3399-efuse÷ÿi€+} •pclk_efusecpu-id@7÷cpu-leakage@17÷gpu-leakage@18÷center-leakage@19÷cpu-leakage@1a÷logic-leakage@1b÷wafer-info@1c÷dma-controller@ff6d0000arm,pl330arm,primecell÷ÿm@ ¨ — ¢Ó •apb_pclkäadma-controller@ff6e0000arm,pl330arm,primecell÷ÿn@ ¨ — ¢Ô •apb_pclkäPclock-controller@ff750000rockchip,rk3399-pmucru÷ÿuš•xin24m=í ¹lƒƒ(Jñäƒclock-controller@ff760000rockchip,rk3399-cru÷ÿvš•xin24m=í ¹ˆlÀÀ@ÂÁBÉÂCãÞxíDƒ#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂׄäsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd÷ÿw+äio-domains"rockchip,rk3399-io-voltage-domain¡okay ÆL Ó› à0 í‚mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0w¥o•dphy-refdphy-cfggrf/ ý ¡disabledä¯usb2phy@e450rockchip,rk3399-usb2phy÷äP{•phyclkíÚclk_usbphy0_480m¡okayä2host-port ý¨ +linestate¡okay�œä3otg-port ý0¨ghj+otg-bvalidotg-idlinestate¡okayä6usb2phy@e460rockchip,rk3399-usb2phy÷ä`|•phyclkíÚclk_usbphy1_480m¡okayä4host-port ý¨ +linestate¡okay�œä5otg-port ý0¨lmo+otg-bvalidotg-idlinestate¡okayä8phy@f780rockchip,rk3399-emmc-phy÷÷€$�•emmcclk 2 ý ¡disabled ä1pcie-phyrockchip,rk3399-pcie-phyŠ•refclk ý‰‡�phy¡okayU§ƒõálŠäphy@ff7c0000rockchip,rk3399-typec-phy÷ÿ|~}•tcpdcoretcpdphy-refl~ƒúð€/‰•”L�uphyuphy-pipeuphy-tcphy=¡okaydp-port ýä:usb3-port ýä7phy@ff800000rockchip,rk3399-typec-phy÷ÿ€€•tcpdcoretcpdphy-refl€ƒúð€/ ‰�œM�uphyuphy-pipeuphy-tcphy=¡okaydp-port ýä;usb3-port ýä9watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt÷ÿ„€|¨xrktimer@ff850000rockchip,rk3399-timer÷ÿ…¨QhZ •pclktimerspdif@ff870000rockchip,rk3399-spdif÷ÿ‡¨B¼aÁtx •mclkhclkU×default%ž/³ ¡disabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿˆ=¨'¼aaÁtxrx•i2s_clki2s_hclkVÔbclk_onbclk_off%ŸA /³ ¡disabledi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿ‰¨(¼aaÁtxrx•i2s_clki2s_hclkWÕdefault%¡/³ ¡disabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿЍ)¼aaÁtxrx•i2s_clki2s_hclkXÖ/³¡okayä²vop@ff8f0000rockchip,rk3399-vop-lit ÷ÿ� ÿ� ¨wlÛÛƒׄõáÛµÛ•aclk_vopdclk_vophclk_vop ƒ¢/‰ �axiahbdclk¡okayport+endpoint@0÷Ä£ä¹endpoint@1÷Ĥä¾endpoint@2÷Ä¥ä·endpoint@3÷Ħä»endpoint@4÷ħä=iommu@ff8f3f00rockchip,iommu÷ÿ�?¨wÛÛ •aclkiface/ Š¡okayä¢vop@ff900000rockchip,rk3399-vop-big ÷ÿ� ÿ� ¨vlÙÙƒׄõáٴٕaclk_vopdclk_vophclk_vop ƒ¨/‰ �axiahbdclk¡okayport+endpoint@0÷Ä©ä½endpoint@1÷Īä¸endpoint@2÷Ä«ä¶endpoint@3÷Ĭäºendpoint@4÷Ä­ä<iommu@ff903f00rockchip,iommu÷ÿ�?¨vÙÙ •aclkiface/ Š¡okayä¨isp0@ff910000rockchip,rk3399-cif-isp÷ÿ‘@¨+néã•ispaclkhclk ƒ®s¯xdphy/ ¡disabledports+port@0÷+iommu@ff914000rockchip,iommu ÷ÿ‘@ÿ‘P¨+éã •aclkiface Š/ <ä®isp1@ff920000rockchip,rk3399-cif-isp÷ÿ’@¨,oêä•ispaclkhclk ƒ°s±xdphy/ ¡disabledports+port@0÷+iommu@ff924000rockchip,iommu ÷ÿ’@ÿ’P¨,êä •aclkiface Š/ <ä°hdmi-soundsimple-audio-card Wi2s p Šhdmi-sound¡okaysimple-audio-card,cpu ¡²simple-audio-card,codec ¡³hdmi@ff940000rockchip,rk3399-dw-hdmi÷ÿ”W¨(tqpo•iahbisfrcecgrfref/=³¡okay «´default%µä³ports+port@0÷+endpoint@0÷Ķä«endpoint@1÷Ä·ä¥port@1÷dsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€¨- ¢p£o•refpclkphy_cfggrf/‰û�apb=+ ¡disabledports+port@0÷+endpoint@0÷ĸäªendpoint@1÷Ĺä£port@1÷dsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€€¨. ¢q¤o•refpclkphy_cfggrf/‰ü�apb=+ ý ¡disabledä±ports+port@0÷+endpoint@0÷ĺä¬endpoint@1÷Ä»ä¦port@1÷dp@ff970000rockchip,rk3399-edp÷ÿ—€¨ jlo •dppclkgrfdefault%¼/‰�dp= ¡disabledports+port@0÷+endpoint@0÷Ľä©endpoint@1÷ľä¤port@1÷gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860÷ÿš0¨ +jobmmugpuÐ#2 P/#¡okayÅ¿ ·Àäjpinctrlrockchip,rk3399-pinctrl=y+‚gpio@ff720000rockchip,gpio-bank÷ÿrƒ¨ à ÓÖä*gpio@ff730000rockchip,gpio-bank÷ÿsƒ¨ à ÓÖäŒgpio@ff780000rockchip,gpio-bank÷ÿxP¨ à ÓÖäHgpio@ff788000rockchip,gpio-bank÷ÿx€Q¨ à ÓÖä%gpio@ff790000rockchip,gpio-bank÷ÿyR¨ à ÓÖpcfg-pull-up ßäÃpcfg-pull-down ìäÅpcfg-pull-none ûäÁpcfg-pull-none-12ma û  äÄpcfg-pull-none-13ma û  äÂpcfg-pull-none-18ma û pcfg-pull-none-20ma û pcfg-pull-up-2ma ß pcfg-pull-up-8ma ß pcfg-pull-up-18ma ß pcfg-pull-up-20ma ß pcfg-pull-down-4ma ì pcfg-pull-down-8ma ì pcfg-pull-down-12ma ì  pcfg-pull-down-18ma ì pcfg-pull-down-20ma ì pcfg-output-high pcfg-output-low #pcfg-input-enable .pcfg-input-pull-up . ßpcfg-input-pull-down . ìclockclk-32k ;Áä�cifcif-clkin ; Ácif-clkouta ; Áedpedp-hpd ;Áä¼gmacrgmii-pinsð ;ÂÁ Á  Á ÁÁÁÁÂÂÁÁÂÂärmii-pins  ; Á  Á Á ÁÁÁÁÂÂphy-intb ; Ãä phy-rstb ;Áä!i2c0i2c0-xfer ;ÁÁä‰i2c1i2c1-xfer ;ÁÁä>i2c2i2c2-xfer ;ÄÄä?i2c3i2c3-xfer ;ÁÁä@i2c4i2c4-xfer ; Á Áä�i2c5i2c5-xfer ; Á ÁäAi2c6i2c6-xfer ; Á ÁäBi2c7i2c7-xfer ;ÁÁäCi2c8i2c8-xfer ;ÁÁä“i2s0i2s0-2ch-bus` ;ÁÁÁÁÁÁi2s0-2ch-bus-bclk-off` ;ÁÁÁÁÁÁi2s0-8ch-bus� ;ÁÁÁÁÁÁÁÁÁäŸi2s0-8ch-bus-bclk-off� ;ÁÁÁÁÁÁÁÁÁä i2s1i2s1-2ch-busP ;ÁÁÁÁÁä¡i2s1-2ch-bus-bclk-offP ;ÁÁÁÁÁsdio0sdio0-bus1 ;Ãsdio0-bus4@ ;ÃÃÃÃä'sdio0-cmd ;Ãä(sdio0-clk ;Áä)sdio0-cd ;Ãsdio0-pwr ;Ãsdio0-bkpwr ;Ãsdio0-wp ;Ãsdio0-int ;Ãsdmmcsdmmc-bus1 ;Ãsdmmc-bus4@ ;à à à Ãä+sdmmc-clk ; Áä,sdmmc-cmd ; Ãä-sdmmc-cd ;Ãsdmmc-wp ;Ãsdmmc0-det-l ;Ãä.sdmmc0-pwr-h ;ÁäÇsuspendap-pwroff ;ÁäŽddrio-pwroff ;Áspdifspdif-bus ;Áäžspdif-bus-1 ;Áspi0spi0-clk ;ÃäQspi0-cs0 ;ÃäTspi0-cs1 ;Ãspi0-tx ;ÃäRspi0-rx ;ÃäSspi1spi1-clk ; ÃäUspi1-cs0 ; ÃäXspi1-rx ;ÃäWspi1-tx ;ÃäVspi2spi2-clk ; ÃäYspi2-cs0 ; Ãä\spi2-rx ; Ãä[spi2-tx ; ÃäZspi3spi3-clk ;Ãä„spi3-cs0 ;Ãä‡spi3-rx ;Ãä†spi3-tx ;Ãä…spi4spi4-clk ;Ãä]spi4-cs0 ;Ãä`spi4-rx ;Ãä_spi4-tx ;Ãä^spi5spi5-clk ;Ãäbspi5-cs0 ;Ãäespi5-rx ;Ãädspi5-tx ;Ãäctestclktest-clkout0 ;Átest-clkout1 ;Átest-clkout2 ;Átsadcotp-pin ;Áäkotp-out ;Áäluart0uart0-xfer ;ÃÁäDuart0-cts ;ÁäFuart0-rts ;ÁäEuart1uart1-xfer ; à ÁäMuart2auart2a-xfer ;à Áuart2buart2b-xfer ;ÃÁuart2cuart2c-xfer ;ÃÁäNuart3uart3-xfer ;ÃÁäOuart3-cts ;Áuart3-rts ;Áuart4uart4-xfer ;ÃÁäˆuarthdcpuarthdcp-xfer ;ÃÁpwm0pwm0-pin ;Áä”pwm0-pin-pull-down ;Åvop0-pwm-pin ;Ávop1-pwm-pin ;Ápwm1pwm1-pin ;Áä•pwm1-pin-pull-down ;Åpwm2pwm2-pin ;Ápwm2-pin-pull-down ;Åä–pwm3apwm3a-pin ;Áä—pwm3bpwm3b-pin ;Áhdmihdmi-i2c-xfer ;ÁÁhdmi-cec ;Áäµpciepci-clkreqn-cpm ;Ápci-clkreqnb-cpm ;Áäfusb30xfusb0-int ;Ãä‘gpio-ledslan-led-pin ;ÁäÊsys-led-pin ; ÁäËwan-led-pin ;ÁäÌpmiccpu-b-sleep ;ÅäŠgpu-sleep ;Åä‹pmic-int-l ;Ãä�rockchip-keyreset-button-pin ;ÃäÉsdiobt-host-wake-l ;ÁäJbt-reg-on-h ; ÁäIbt-wake-l ;ÁäKwifi-reg_on-h ; ÁäÍopp-table-0operating-points-v2 Iä opp00 TQ– [ –¨ –¨Ð iœ@opp01 T#ÃF [ –¨ –¨Ðopp02 T0£, [ øP øPÐopp03 T<Ü [HHÐopp04 TG†Œ [B@B@Ðopp05 TTfr [*ˆ*ˆÐopp-table-1operating-points-v2 Iäopp00 TQ– [ –¨ –¨Ð iœ@opp01 T#ÃF [ –¨ –¨Ðopp02 T0£, [ –¨ –¨Ðopp03 T<Ü [ Yø YøÐopp04 TG†Œ [~ð~ðÐopp05 TTfr [£è£èÐopp06 T_Ø" [ÈàÈàÐopp07 TkIÒ [O€O€Ðopp-table-2operating-points-v2ä¿opp00 T ë [ –¨ –¨Œ0opp01 T³Ü@ [ –¨ –¨Œ0opp02 Tׄ [ –¨ –¨Œ0opp03 TÍe [ Yø YøŒ0opp04 T#ÃF [HHŒ0opp05 T/¯ [ÈàÈàŒ0chosen zserial2:1500000n8external-gmac-clock fixed-clockÊsY@ Úclkin_gmacíävcc3v3-sysregulator-fixedäø 2Z  "2Z  :vcc3v3_sys ^Æävcc5v0-sysregulator-fixedäø LK@ "LK@ :vcc5v0_sys ^œäÆvcc1v8-s3regulator-fixedäø w@ "w@ :vcc1v8_s3 ^LäÈvcc3v0-sdregulator-fixed † ™*default%Çä -ÆÀ "-ÆÀ :vcc3v0_sd ^ä/vcca0v9-s3regulator-fixed »  " »  :vcca0v9_s3 ^Èävcca1v8-s3regulator-fixed w@ "w@ :vcca1v8_s3 ^Èävbus-typecregulator-fixed LK@ "LK@ :vbus_typecä’gpio-keys gpio-keys ždefault%Ékey-reset ©2 ÿŒ »reset Á˜gpio-leds gpio-ledsdefault %ÊËÌled-lan ÿŒ »green:lanled-sys ÿ*  »red:power Ìonled-wan ÿŒ »green:wansdio-pwrseqmmc-pwrseq-simpleG •ext_clockdefault%Í ù* ä&vdd-5vregulator-fixed :vdd_5väøäœ compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4spi0spi1spi2spi3spi4spi5ethernet0mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandleduration-usexit-latency-uscache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesnum-lanesvpcie0v9-supplyvpcie1v8-supplyvpcie3v3-supplyinterrupt-controllermax-functionsrockchip,max-outbound-regionspinctrl-namespinctrl-0power-domainsrockchip,grfsnps,txpblassigned-clock-parentsassigned-clocksclock_in_outphy-handlephy-modephy-supplytx_delayrx_delaynvmem-cellsnvmem-cell-namesreset-assert-usreset-deassert-usreset-gpiosmax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wpvmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs200-1_8vdr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nspagesizereg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supplydmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyfcs,suspend-voltage-selectorregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-ramp-delayvin-supplyregulator-off-in-suspendrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-on-in-suspendregulator-suspend-microvoltvbus-supply#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,enable-strobe-pulldownrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathenable-active-highgpioautorepeatdebounce-intervallabellinux,codedefault-state