Ð þí–Ï8‹˜( 7‹`&firefly,roc-rk3328-pcrockchip,rk3328 +7Firefly ROC-RK3328-PCaliases=/pinctrl/gpio@ff210000C/pinctrl/gpio@ff220000I/pinctrl/gpio@ff230000O/pinctrl/gpio@ff240000U/serial@ff110000]/serial@ff120000e/serial@ff130000m/i2c@ff150000r/i2c@ff160000w/i2c@ff170000|/i2c@ff180000�/ethernet@ff540000‹/mmc@ff500000�/mmc@ff520000cpus+cpu@0•cpuarm,cortex-a53¡¥¬»Ëxåpsció€@&3€@@R€_p{ cpu@1•cpuarm,cortex-a53¡¥¬»Ëxåpsció€@&3€@@R€_p{ cpu@2•cpuarm,cortex-a53¡¥¬»Ëxåpsció€@&3€@@R€_p{ cpu@3•cpuarm,cortex-a53¡¥¬»Ëxåpsció€@&3€@@R€_p{ idle-statesƒpscicpu-sleeparm,idle-state�¡¸xÉúÙ„{l2-cachecacheêö @({opp-table-0operating-points-v2{opp-408000000Q–~ð$œ@5opp-600000000#ÃF~ð$œ@opp-8160000000£,B@$œ@opp-1008000000<ÜÈà$œ@opp-1200000000G†Œ±($œ@opp-1296000000M?dÖ $œ@analog-soundsimple-audio-cardAi2sZtAnalog‹okaysimple-audio-card,cpu’simple-audio-card,codec’arm-pmuarm,cortex-a53-pmu0œdefg§ display-subsystemrockchip,display-subsystemº hdmi-soundsimple-audio-cardAi2sZ€tHDMI‹okaysimple-audio-card,cpu’simple-audio-card,codec’psciarm,psci-1.0arm,psci-0.2ìsmctimerarm,armv8-timer0œ   xin24m fixed-clockÀÍn6Ýxin24m{Gi2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s¡ÿ œ¥)7ði2s_clki2s_hclkü  txrx ‹okay{i2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s¡ÿ œ¥*8ði2s_clki2s_hclkütxrx ‹okay{i2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s¡ÿ œ¥+9ði2s_clki2s_hclkütxrx  ‹disabledspdif@ff030000rockchip,rk3328-spdif¡ÿ œ¥.: ðmclkhclkü txdefault*  ‹disabledpdm@ff040000 rockchip,pdm¡ÿ¥=Rðpdm_clkpdm_hclkürxdefaultsleep*4 ‹disabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd¡ÿ{:io-domains"rockchip,rk3328-io-voltage-domain‹okay>LZhv„’gpiorockchip,rk3328-grf-gpioŸ¯{Fpower-controller!rockchip,rk3328-power-controller»+{=power-domain@6¡¥D»power-domain@5¡ ¥‹BAB»power-domain@8¡¥�F»reboot-modesyscon-reboot-modeÏÈÖRBÃâRBÃðRBà RBÃserial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart¡ÿ œ7¥&Òðbaudclkapb_pclkütxrxdefault * !"  ‹disabledserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart¡ÿ œ8¥'Óðbaudclkapb_pclkütxrxdefault *#$%  ‹disabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart¡ÿ œ9¥(Ôðbaudclkapb_pclkütxrxdefault*& ‹okayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c¡ÿ œ$+¥7Í ði2cpclkdefault*' ‹disabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c¡ÿ œ%+¥8Î ði2cpclkdefault*(‹okaypmic@18rockchip,rk805¡ )œÀÝxin32krk805-clkout2Ÿ¯default**#DR+^+j+v+‚Ž{jregulatorsDCDC_REG1 švdd_logic© ß4Á Ùí{;regulator-state-memÿB@DCDC_REG2švdd_arm© ß4Á Ùí{regulator-state-memÿ~ðDCDC_REG3švcc_ddrÙíregulator-state-memÿDCDC_REG4švcc_io©2Z Á2Z Ùí{regulator-state-memÿ2Z LDO_REG1švcc_18©w@Áw@Ùí{regulator-state-memÿw@LDO_REG2 švcc18_emmc©w@Áw@Ùí{regulator-state-memÿw@LDO_REG3švdd_10©B@ÁB@Ùíregulator-state-memÿB@i2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c¡ÿ œ&+¥9Ï ði2cpclkdefault*, ‹disabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c¡ÿ œ'+¥:Ð ði2cpclkdefault*- ‹disabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi¡ÿ œ1+¥ Ñðspiclkapb_pclkü txrxdefault*./01 ‹disabledwatchdog@ff1a0000 rockchip,rk3328-wdtsnps,dw-wdt¡ÿ œ(¥ìpwm@ff1b0000rockchip,rk3328-pwm¡ÿ¥<Ö ðpwmpclkdefault*23 ‹disabledpwm@ff1b0010rockchip,rk3328-pwm¡ÿ¥<Ö ðpwmpclkdefault*33 ‹disabledpwm@ff1b0020rockchip,rk3328-pwm¡ÿ ¥<Ö ðpwmpclkdefault*43 ‹disabledpwm@ff1b0030rockchip,rk3328-pwm¡ÿ0¥<Ö ðpwmpclkdefault*53 ‹disableddma-controller@ff1f0000arm,pl330arm,primecell¡ÿ@œ>¥† ðapb_pclkU{thermal-zonessoc-thermal`vè„è–6tripstrip-point0¦p²Ðœpassivetrip-point1¦L²Ðœpassive{7soc-crit¦s²Ð œcriticalcooling-mapsmap0½70 ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÑtsadc@ff250000rockchip,rk3328-tsadc¡ÿ% œ:Þ$îÃP¥$Õðtsadcapb_pclkinitdefaultsleep*8498 B tsadc-apb :-† D‹okay{6efuse@ff260000rockchip,rk3328-efuse¡ÿ&P+¥> ðpclk_efuseZ id@7¡cpu-leakage@17¡logic-leakage@19¡cpu-version@1a¡n{Hadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc¡ÿ( œPs¥%êðsaradcapb_pclk V saradc-apb‹okay…{kgpu@ff300000"rockchip,rk3328-maliarm,mali-450¡ÿ0TœZW]XY[\"‘gpgpmmupppp0ppmmu0pp1ppmmu1¥‡‡ ðbuscore f¡;iommu@ff330200rockchip,iommu¡ÿ3 œ`¥“Ý ðaclkiface­ ‹disablediommu@ff340800rockchip,iommu¡ÿ4@ œb¥�F ðaclkiface­ ‹disabledvideo-codec@ff350000rockchip,rk3328-vpu¡ÿ5 œ ‘vdpu¥�F ðaclkhclkº<Á=iommu@ff350800rockchip,iommu¡ÿ5@ œ ¥�F ðaclkiface­Á={<video-codec@ff360000*rockchip,rk3328-vdecrockchip,rk3399-vdec¡ÿ6€ œ ¥‹BABðaxiahbcabaccoreÞ‹AB îׄׄ᣺>Á=iommu@ff360480rockchip,iommu ¡ÿ6€@ÿ6À@ œJ¥‹B ðaclkiface­Á={>vop@ff370000rockchip,rk3328-vop¡ÿ7>ü œ ¥‘x;ðaclk_vopdclk_vophclk_vop …†‡ axiahbdclkº?‹okayport+{ endpoint@0¡Ï@{Eiommu@ff373f00rockchip,iommu¡ÿ7? œ ¥‘; ðaclkiface­‹okay{?hdmi@ff3c0000rockchip,rk3328-dw-hdmi¡ÿ<  œ#¥çFðiahbisfrcecßAähdmidefault *BCD : ‹okay{ports+port@0¡endpointÏE{@port@1¡codec@ff410000rockchip,rk3328-codec¡ÿA¥ë* ðpclkmclk : ‹okay îF{phy@ff430000rockchip,rk3328-hdmi-phy¡ÿC œS¥äGyðsysclkrefoclkrefpclk Ýhdmi_phyÀùH cpu-version‹okay{Aclock-controller@ff440000(rockchip,rk3328-crurockchip,crusyscon¡ÿD :À!øÞx=&'(ˆ‰Ž…ƒŠŒ�ABDC"\5ˆH؉4æ$.zGGG|î©€n6n6n6äáÀäáÀá£õáׄõáúð€õáõáõáúð€úð€úð€úð€n6#ÃFLG†ŒðÑ€xhÀxhÀðÑ€xhÀxhÀ€{syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfd¡ÿE+usb2phy@100rockchip,rk3328-usb2phy¡¥Gðphyclk Ýusb480m_phyÀÞ{.I‹okay{Iotg-port$œ;<=‘otg-bvalidotg-idlinestate‹okay{Yhost-port œ> ‘linestate‹okay{Zmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc¡ÿP@ œ  ¥=!JNðbiuciuciu-driveciu-sampleEPðÑ€ mreset‹okay^hz‹default*JKLM–£°½ËN×mmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc¡ÿQ@ œ  ¥>"KOðbiuciuciu-driveciu-sampleEPðÑ€ nreset ‹disabledmmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc¡ÿR@ œ ¥?#LPðbiuciuciu-driveciu-sampleEPðÑ€ oreset‹okay^häñdefault *OPQË×ethernet@ff540000rockchip,rk3328-gmac¡ÿT œ‘macirq8¥dWXZY–ßMðstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac c stmmaceth :*‹okayÞdf.RR5inputBSMrgmiidefault*TV _Uo …'ÃPš¥$®ethernet@ff550000rockchip,rk3328-gmac¡ÿU : œ‘macirq8¥TSSU•ÞVIðstmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphy b stmmacethMrmii·V*5output ‹disabledmdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22¡¥V ddefault*WXÂ{Vusb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2¡ÿX œ¥MðotgÔhostÜîý€€@ ßY äusb2-phy‹okayusb@ff5c0000 generic-ehci¡ÿ\ œ ¥NIßZäusb‹okayusb@ff5d0000 generic-ohci¡ÿ] œ ¥NIßZäusb‹okaymmc@ff5f00000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc¡ÿ_@ œ ¥@MQðbiuciuciu-driveciu-sampleEPðÑ€ hreset ‹disabledusb@ff600000rockchip,rk3328-dwc3snps,dwc3¡ÿ` œC¥`a„ðref_clksuspend_clkbus_clkÔhost utmi_wide  6 N p ‘ ª‹okayinterrupt-controller@ff811000 arm,gic-400 à Ô@¡ÿ�ÿ� ÿ�@ ÿ�`  œ {crypto@ff060000rockchip,rk3328-crypto¡ÿ@ œ¥PQ;ðhclk_masterhclk_slavesclk D crypto-rstpinctrlrockchip,rk3328-pinctrl :+ égpio@ff210000rockchip,gpio-bank¡ÿ! œ3¥ÈŸ¯ Ô Ã{)gpio@ff220000rockchip,gpio-bank¡ÿ" œ4¥ÉŸ¯ Ô Ã{Ugpio@ff230000rockchip,gpio-bank¡ÿ# œ5¥ÊŸ¯ Ô Ã{lgpio@ff240000rockchip,gpio-bank¡ÿ$ œ6¥ËŸ¯ Ô Ã{ppcfg-pull-up ð{]pcfg-pull-down ý{epcfg-pull-none {[pcfg-pull-none-2ma  {dpcfg-pull-up-2ma ð pcfg-pull-up-4ma ð {^pcfg-pull-none-4ma  {apcfg-pull-down-4ma ý pcfg-pull-none-8ma  {_pcfg-pull-up-8ma ð {`pcfg-pull-none-12ma   {bpcfg-pull-up-12ma ð  {cpcfg-output-high (pcfg-output-low 4pcfg-input-high ð ?{\pcfg-input ?i2c0i2c0-xfer L[[{'i2c1i2c1-xfer L[[{(i2c2i2c2-xfer L [[{,i2c3i2c3-xfer L[[{-i2c3-pins L[[hdmi_i2chdmii2c-xfer L[[{Cpdm-0pdmm0-clk L[{pdmm0-fsync L[pdmm0-sdi0 L[{pdmm0-sdi1 L[{pdmm0-sdi2 L[{pdmm0-sdi3 L[{pdmm0-clk-sleep L\{pdmm0-sdi0-sleep L\{pdmm0-sdi1-sleep L\{pdmm0-sdi2-sleep L\{pdmm0-sdi3-sleep L\{pdmm0-fsync-sleep L\tsadcotp-pin L [{8otp-out L [{9uart0uart0-xfer L []{ uart0-cts L [{!uart0-rts L [{"uart0-rts-pin L [uart1uart1-xfer L[]{#uart1-cts L[{$uart1-rts L[{%uart1-rts-pin L[uart2-0uart2m0-xfer L[]uart2-1uart2m1-xfer L[]{&spi0-0spi0m0-clk L]spi0m0-cs0 L ]spi0m0-tx L ]spi0m0-rx L ]spi0m0-cs1 L ]spi0-1spi0m1-clk L]spi0m1-cs0 L]spi0m1-tx L]spi0m1-rx L]spi0m1-cs1 L]spi0-2spi0m2-clk L]{.spi0m2-cs0 L]{1spi0m2-tx L]{/spi0m2-rx L]{0i2s1i2s1-mclk L[i2s1-sclk L[i2s1-lrckrx L[i2s1-lrcktx L[i2s1-sdi L[i2s1-sdo L[i2s1-sdio1 L[i2s1-sdio2 L[i2s1-sdio3 L[i2s1-sleep� L\\\\\\\\\i2s2-0i2s2m0-mclk L[i2s2m0-sclk L[i2s2m0-lrckrx L[i2s2m0-lrcktx L[i2s2m0-sdi L[i2s2m0-sdo L[i2s2m0-sleep` L\\\\\\i2s2-1i2s2m1-mclk L[i2s2m1-sclk L[i2sm1-lrckrx L[i2s2m1-lrcktx L[i2s2m1-sdi L[i2s2m1-sdo L[i2s2m1-sleepP L\\\\\spdif-0spdifm0-tx L[spdif-1spdifm1-tx L[spdif-2spdifm2-tx L[{sdmmc0-0sdmmc0m0-pwren L^sdmmc0m0-pin L^sdmmc0-1sdmmc0m1-pwren L^sdmmc0m1-pin L^{fsdmmc0sdmmc0-clk L_{Jsdmmc0-cmd L`{Ksdmmc0-dectn L^{Lsdmmc0-wrprt L^sdmmc0-bus1 L`sdmmc0-bus4@ L````{Msdmmc0-pins€ L^^^^^^^^sdmmc0extsdmmc0ext-clk Lasdmmc0ext-cmd L^sdmmc0ext-wrprt L^sdmmc0ext-dectn L^sdmmc0ext-bus1 L^sdmmc0ext-bus4@ L^^^^sdmmc0ext-pins€ L^^^^^^^^sdmmc1sdmmc1-clk L _sdmmc1-cmd L `sdmmc1-pwren L`sdmmc1-wrprt L`sdmmc1-dectn L`sdmmc1-bus1 L`sdmmc1-bus4@ L````sdmmc1-pins� L ^ ^^^^^^^^emmcemmc-clk Lb{Oemmc-cmd Lc{Pemmc-pwren L[emmc-rstnout L[emmc-bus1 Lcemmc-bus4@ Lccccemmc-bus8€ Lcccccccc{Qpwm0pwm0-pin L[{2pwm1pwm1-pin L[{3pwm2pwm2-pin L[{4pwmirpwmir-pin L[{5gmac-1rgmiim1-pins` L _ aa_aaa a a_ _aa___ _a____{Trmiim1-pins Ldbdddd d db b [ [[[[[gmac2phyfephyled-speed10 L[fephyled-duplex L[fephyled-rxm1 L[{Wfephyled-txm1 L[fephyled-linkm1 L[{Xtsadc_pintsadc-int L [tsadc-pin L [hdmi_pinhdmi-cec L[{Bhdmi-hpd Le{Dcif-0dvp-d2d9-m0À L[[[[[ [ [ [[[[[cif-1dvp-d2d9-m1À L[[[[[[[[[[[[pmicpmic-int-l L]{*usb2usb20-host-drv L]{hirir-int L[{msdmmciosdio-per-pin Le{gwifiwifi-en L[{nwifi-host-wake La{obt-rst L[bt-en L[chosen Zserial2:1500000n8external-gmac-clock fixed-clockÍsY@ Ýgmac_clkinÀ{Rdc-12vregulator-fixedšdc_12vÙí©·Á·{isdmmc-regulatorregulator-fixed j)default*fíšvcc_sd©2Z Á2Z  f{Nsdmmcio-regulatorregulator-gpio ó)Äw@2Z  švcc_sdio qvoltage©w@Á2Z Ù f+default*g{vcc-host1-5v-regulatorregulator-fixed € j)default*h švcc_host1_5vÙ f+vcc-sysregulator-fixedšvcc_sysÙí©LK@ÁLK@ fi{+vcc-phy-regulatorregulator-fixedšvcc_phyÙí{Sleds gpio-ledsled-0 “firefly:blue:power ™heartbeat ój ¯onled-1 “firefly:yellow:user ™mmc1 ój ¯offadc-keys adc-keys ½k Ébuttons Ú³ðbutton-recovery “Recovery ôh ÿ'ir-receivergpio-ir-receiver ól rc-khadasdefault*msdio-pwrseqmmc-pwrseq-simpledefault*no +p compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3serial0serial1serial2i2c0i2c1i2c2i2c3ethernet0mmc0mmc1device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodoperating-points-v2i-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namestatussound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1vccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplypmuio-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shiftrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvolt#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,efuse-sizebits#io-channel-cellsvref-supplyinterrupt-namesmali-supply#iommu-cellsiommuspower-domainsremote-endpointphysphy-namesmute-gpiosnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsfifo-depthmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymmc-ddr-1_8vmmc-hs200-1_8vnon-removabletx-fifo-depthrx-fifo-depthsnps,txpblclock_in_outphy-supplyphy-modesnps,aalsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ussnps,rxpbltx_delayrx_delayphy-handlephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathvin-supplyregulator-typeenable-active-highlabellinux,default-triggerdefault-stateio-channelsio-channel-nameskeyup-threshold-microvoltlinux,codepress-threshold-microvoltlinux,rc-map-namereset-gpios