Ð þíÀ8³Ô( -³œ-hardkernel,rk3326-odroid-go3rockchip,rk3326 +7ODROID-GO Superaliases=/i2c@ff180000B/i2c@ff190000G/i2c@ff1a0000L/i2c@ff1b0000Q/serial@ff030000Y/serial@ff158000a/serial@ff160000i/serial@ff168000q/serial@ff170000y/serial@ff178000�/spi@ff1d0000†/spi@ff1d8000‹/mmc@ff370000cpus+cpu@0�cpuarm,cortex-a35œ psci®µÄÔZî cpu@1�cpuarm,cortex-a35œ psci®µÄÔZî cpu@2�cpuarm,cortex-a35œ psci®µÄÔZî cpu@3�cpuarm,cortex-a35œ psci®µÄÔZî idle-statespscicpu-sleeparm,idle-state"3Jx[úk„ cluster-sleeparm,idle-state"3J�[ôkÐ opp-table-0operating-points-v2| opp-600000000‡#ÃF Ž~ð~ð™pœœ@­opp-816000000‡0£, Ž��™pœœ@opp-1008000000‡<Ü ŽíØíØ™pœœ@opp-1200000000‡G†Œ ŽÖ Ö ™pœœ@opp-1296000000‡M?d Ž™p™p™pœœ@arm-pmuarm,cortex-a35-pmu0¹defgÄ display-subsystemrockchip,display-subsystem× Ýokayexternal-gmac-clock fixed-clockäúð€ ôgmac_clkinpsci arm,psci-1.0§smctimerarm,armv8-timer0¹   thermal-zonessoc-thermal*è8îJ tripstrip-point-0ZpfЗpassivetrip-point-1ZLfЗpassive soc-critZÁ8fÐ —criticalcooling-mapsmap0q  vÿÿÿÿÿÿÿÿ…gpu-thermald*èJ tripsgpu-thresholdZpfЗpassivegpu-targetZLfЗpassive gpu-critZÁ8fÐ —criticalcooling-mapsmap0q vÿÿÿÿÿÿÿÿxin24m fixed-clockän6ôxin24m lpower-management@ff000000$rockchip,px30-pmusysconsimple-mfdœÿpower-controllerrockchip,px30-power-controller’+ npower-domain@5œ®<¦’power-domain@7œ®÷;¦’power-domain@9œ  ®²C@?¦’power-domain@10œ @®þÿ978:¦’power-domain@11œ ®¯ôK¦’power-domain@12œ X®·µ¶–—ýûüD56¦’power-domain@13œ (®³´ùú3¦ !"’power-domain@14œ®I¦#’syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfdœÿ+ —io-domains$rockchip,px30-pmu-io-voltage-domainÝokay­$»$reboot-modesyscon-reboot-modeÉÐRBÃàRBà îRBÃúRBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uartœÿ ¹®%%baudclkapb_pclk &&%txrx/9Fdefault T'() Ýdisabledi2s@ff060000rockchip,px30-i2s-tdmœÿ ¹ ®mclk_txmclk_rxhclk &&%txrx^*k„¿ rtx-mrx-mFdefault0T+,-./0123456~ Ýdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2sœÿ ¹ ®i2s_clki2s_hclk &&%txrxFdefaultT789:~Ýokay «i2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2sœÿ ¹®i2s_clki2s_hclk &&%txrxFdefaultT;<=>~ Ýdisabledinterrupt-controller@ff131000 arm,gic-400� @œÿÿ ÿ@ ÿ`  ¹  syscon@ff140000$rockchip,px30-grfsysconsimple-mfdœÿ+ *io-domains rockchip,px30-io-voltage-domainÝokayµ?Ã@Ñ?ß?í?û?lvdsrockchip,px30-lvds Adphy^*lvds Ýdisabledports+port@0œ+endpoint@0œ(B ”port@1œserial@ff158000$rockchip,px30-uartsnps,dw-apb-uartœÿ€ ¹®Ibaudclkapb_pclk &&%txrx/9FdefaultTCDÝokayserial@ff160000$rockchip,px30-uartsnps,dw-apb-uartœÿ ¹®Jbaudclkapb_pclk &&%txrx/9FdefaultTEÝokayserial@ff168000$rockchip,px30-uartsnps,dw-apb-uartœÿ€ ¹®Kbaudclkapb_pclk &&%txrx/9Fdefault TFGH Ýdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uartœÿ ¹®Lbaudclkapb_pclk && %txrx/9Fdefault TIJK Ýdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uartœÿ€ ¹®Mbaudclkapb_pclk & & %txrx/9Fdefault TLMN Ýdisabledi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2cœÿ®N i2cpclk ¹FdefaultTO+Ýokayä€8Ppmic@20rockchip,rk817œ  P¹ ôrk808-clkout1xin32kmclk®FdefaultTQRg~uS�S�S™S¥S±S½SÉS ªregulatorsDCDC_REG1 Õvdd_logicä~ðüŒ0q)= Šregulator-state-memOg~ðDCDC_REG2Õvdd_armä~ðü™pq)= regulator-state-memƒg~ðDCDC_REG3Õvcc_ddr)=regulator-state-memODCDC_REG4Õvcc_3v3ä2Z ü2Z )= ?regulator-state-memƒg2Z LDO_REG2Õvcc_1v8äw@üw@)= kregulator-state-memOgw@LDO_REG3Õvdd_1v0äB@üB@)=regulator-state-memOgB@LDO_REG4 Õvcc3v3_pmuä2Z ü2Z )= $regulator-state-memOg2Z LDO_REG5 Õvccio_sdäw@ü2Z )= @regulator-state-memOg2Z LDO_REG6Õvcc_sdä2Z ü2Z = wregulator-state-memOg2Z LDO_REG7Õvcc_blä2Z ü2Z  £regulator-state-memƒg2Z LDO_REG8Õvcc_lcdä*¹€ü*¹€ �regulator-state-memƒg*¹€LDO_REG9BOOST Õusb_miduäLK@üReÀ)= ¬chargerœ'¿“à冠 Tcodeci2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2cœÿ®O i2cpclk ¹FdefaultTU+Ýokayä€i2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2cœÿ®P i2cpclk ¹ FdefaultTV+ Ýdisabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2cœÿ® Q i2cpclk ¹ FdefaultTW+ Ýdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spiœÿ ¹®$Uspiclkapb_pclk & & %txrx;FdefaultTXYZ[+ Ýdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spiœÿ€ ¹®%Vspiclkapb_pclk &&%txrx;FdefaultT\]^_`+ Ýdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdtœÿ®[ ¹% Ýdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwmœÿ ®"S pwmpclkFdefaultTaB Ýdisabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwmœÿ ®"S pwmpclkFdefaultTbBÝokay ¤pwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwmœÿ ®"S pwmpclkFdefaultTcB Ýdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwmœÿ 0®"S pwmpclkFdefaultTdBÝokay ©pwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwmœÿ €®#T pwmpclkFdefaultTeB Ýdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwmœÿ €®#T pwmpclkFdefaultTfB Ýdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwmœÿ € ®#T pwmpclkFdefaultTgB Ýdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwmœÿ €0®#T pwmpclkFdefaultThB Ýdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timerœÿ! ¹®Y& pclktimerdma-controller@ff240000arm,pl330arm,primecellœÿ$@¹M®» apb_pclkd &tsadc@ff280000rockchip,px30-tsadcœÿ( ¹$o,ÃP®,Xtsadcapb_pclkk¨ rtsadc-apb^*”ÔÀFinitdefaultsleepTi«jµi¿Ýokay saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradcœÿ(€ ¹TÕ®-Wsaradcapb_pclkk¥ rsaradc-apbÝokayçk ®nvmem@ff290000rockchip,px30-otpœÿ)@®/Zaotpapb_pclkphyk´rphy+id@7œcpu-leakage@17œperformance@1eœóclock-controller@ff2b0000rockchip,px30-cruœÿ+ ®l% xin24mgpll^*ø8o«°ðõ@IFÏq ë ëÂðÑ€ðÑ€õá ë clock-controller@ff2bc000rockchip,px30-pmucruœÿ+À®lxin24m^*øo%%% G†Œõጺ€ %syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfdœÿ,+usb2phy@100rockchip,px30-usb2phyœ ®% phyclkom ôusb480m_phyÝokay mhost-port ¹D 'linestateÝokay potg-port$¹BA@'otg-bvalidotg-idlinestate Ýdisabled ophy@ff2e0000rockchip,px30-dsi-dphyœÿ.®% E refpclkk>rapb7n Ýokay Aphy@ff2f0000rockchip,px30-csi-dphyœÿ/@®Fpclk7n k/rapb^* Ýdisabled –usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2œÿ0 ¹>®otgEotgM_n€€@  o usb2-phy7nÝokayusb@ff340000 generic-ehciœÿ4 ¹<® pusb7n Ýdisabledusb@ff350000 generic-ohciœÿ5 ¹=® pusb7n Ýdisabledethernet@ff360000rockchip,px30-gmacœÿ6 ¹+'macirq@®>??@A²CL[stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speed^*}rmiiFdefaultTqr7n k^ rstmmaceth Ýdisabledmmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshcœÿ7@ ¹6 ®÷;CDbiuciuciu-driveciu-sample†�›ðÑ€FdefaultTstuv7nÝokay©ºÈ ÌPÕâïü w@mmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshcœÿ8@ ¹7 ®ÿ8EFbiuciuciu-driveciu-sample†�›ðÑ€Fdefault Txyz7n  Ýdisabledmmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshcœÿ9@ ¹5 ®9GHbiuciuciu-driveciu-sample†�›ðÑ€Fdefault T{|}7n  Ýdisabledspi@ff3a0000 rockchip,sfcœÿ:@ ¹8®:clk_sfchclk_sfc T~€Fdefault7n Ýokay+flash@0jedec,spi-norœ#oó5Fnand-controller@ff3b0000rockchip,px30-nfcœÿ;@ ¹9®þ7ahbnfco7ðÑ€Fdefault T�‚ƒ„…†‡ˆ7n  Ýdisabledopp-table-1operating-points-v2 ‰opp-200000000‡ ëÂŽ~ðopp-300000000‡á£Žà˜opp-400000000‡ׄŽ�opp-480000000‡œ8Ž*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrostœÿ@@$¹/.- 'jobmmugpu®Iµ7nî‰ÝokayWŠ video-codec@ff442000rockchip,px30-vpuœÿD ¹PO 'vepuvdpu®¯ô aclkhclkc‹7n iommu@ff442800rockchip,iommuœÿD( ¹Q®¯ô aclkifacej7n  ‹dsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsiœÿE ¹K®Dpclk Adphy7n k=rapb^*+Ýokayports+port@0œ+endpoint@0œ(Œ “port@1œendpoint(� ‘panel@0œwŽ ��� elida,kd50t048asitronix,st7701–�˜�portendpoint(‘ �vop@ff460000rockchip,px30-vop-bigœÿFü ¹M®µ–ûaclk_vopdclk_vophclk_vopk345 raxiahbdclkc’7n Ýokayport+ endpoint@0œ(“ Œendpoint@1œ(” Biommu@ff460f00rockchip,iommuœÿF ¹M®µû aclkiface7n jÝokay ’isp@ff4a0000rockchip,px30-cif-ispœÿJ€$¹FIJ 'ispmimipi ®3´ú_ispaclkhclkpclkc• –dphy7n  Ýdisabledports+port@0œ+iommu@ff4a8000rockchip,iommuœÿJ€ ¹F®´ú aclkiface7n £j •qos@ff518000rockchip,px30-qossysconœÿQ€  qos@ff520000rockchip,px30-qossysconœÿR  #qos@ff52c000rockchip,px30-qossysconœÿRÀ  qos@ff538000rockchip,px30-qossysconœÿS€  qos@ff538080rockchip,px30-qossysconœÿS€€  qos@ff538100rockchip,px30-qossysconœÿS�  qos@ff538180rockchip,px30-qossysconœÿS�€  qos@ff540000rockchip,px30-qossysconœÿT  qos@ff540080rockchip,px30-qossysconœÿT€  qos@ff548000rockchip,px30-qossysconœÿT€  qos@ff548080rockchip,px30-qossysconœÿT€€  qos@ff548100rockchip,px30-qossysconœÿT�  qos@ff548180rockchip,px30-qossysconœÿT�€  !qos@ff548200rockchip,px30-qossysconœÿT‚  "qos@ff550000rockchip,px30-qossysconœÿU  qos@ff550080rockchip,px30-qossysconœÿU€  qos@ff550100rockchip,px30-qossysconœÿU  qos@ff550180rockchip,px30-qossysconœÿU€  qos@ff558000rockchip,px30-qossysconœÿU€  qos@ff558080rockchip,px30-qossysconœÿU€€  pinctrlrockchip,px30-pinctrl^*¾—+Ëgpio@ff040000rockchip,gpio-bankœÿ ¹®%Òâ � Pgpio@ff250000rockchip,gpio-bankœÿ% ¹®\Òâ � ¦gpio@ff260000rockchip,gpio-bankœÿ& ¹®]Òâ � §gpio@ff270000rockchip,gpio-bankœÿ' ¹®^Òâ � �pcfg-pull-upî špcfg-pull-downû ¡pcfg-pull-none  ™pcfg-pull-none-2ma  pcfg-pull-up-2maî pcfg-pull-up-4maî  ›pcfg-pull-none-4ma  pcfg-pull-down-4maû pcfg-pull-none-8ma   žpcfg-pull-up-8maî  œpcfg-pull-none-12ma     pcfg-pull-up-12maî   Ÿpcfg-pull-none-smt  & ˜pcfg-output-high ;pcfg-output-low G ¢pcfg-input-highî R �pcfg-input Ri2c0i2c0-xfer _˜ ˜ Oi2c1i2c1-xfer _˜˜ Ui2c2i2c2-xfer _˜˜ Vi2c3i2c3-xfer _ ˜ ˜ Wtsadctsadc-otp-pin _™ itsadc-otp-out _™ juart0uart0-xfer _ š š 'uart0-cts _ ™ (uart0-rts _ ™ )uart1uart1-xfer _šš Cuart1-cts _™ Duart1-rts _™uart2-m0uart2m0-xfer _ššuart2-m1uart2m1-xfer _ šš Euart3-m0uart3m0-xfer _ššuart3m0-cts _™uart3m0-rts _™uart3-m1uart3m1-xfer _šš Fuart3m1-cts _ ™ Guart3m1-rts _ ™ Huart4uart4-xfer _šš Iuart4-cts _™ Juart4-rts _™ Kuart5uart5-xfer _šš Luart5-cts _™ Muart5-rts _™ Nspi0spi0-clk _› Xspi0-csn _› Yspi0-miso _ › Zspi0-mosi _ › [spi0-clk-hs _œspi0-miso-hs _ œspi0-mosi-hs _ œspi1spi1-clk _› \spi1-csn0 _ › ]spi1-csn1 _ › ^spi1-miso _› _spi1-mosi _ › `spi1-clk-hs _œspi1-miso-hs _œspi1-mosi-hs _ œpdmpdm-clk0m0 _™pdm-clk0m1 _™pdm-clk1 _™pdm-sdi0m0 _™pdm-sdi0m1 _™pdm-sdi1 _™pdm-sdi2 _™pdm-sdi3 _™pdm-clk0m0-sleep _�pdm-clk0m1-sleep _�pdm-clk1-sleep _�pdm-sdi0m0-sleep _�pdm-sdi0m1-sleep _�pdm-sdi1-sleep _�pdm-sdi2-sleep _�pdm-sdi3-sleep _�i2s0i2s0-8ch-mclk _™i2s0-8ch-sclktx _™ +i2s0-8ch-sclkrx _ ™ ,i2s0-8ch-lrcktx _™ -i2s0-8ch-lrckrx _ ™ .i2s0-8ch-sdo0 _™ /i2s0-8ch-sdo1 _™ 1i2s0-8ch-sdo2 _™ 3i2s0-8ch-sdo3 _™ 5i2s0-8ch-sdi0 _™ 0i2s0-8ch-sdi1 _ ™ 2i2s0-8ch-sdi2 _ ™ 4i2s0-8ch-sdi3 _™ 6i2s1i2s1-2ch-mclk _™ Ri2s1-2ch-sclk _™ 7i2s1-2ch-lrck _™ 8i2s1-2ch-sdi _™ 9i2s1-2ch-sdo _™ :i2s2i2s2-2ch-mclk _™i2s2-2ch-sclk _™ ;i2s2-2ch-lrck _™ <i2s2-2ch-sdi _™ =i2s2-2ch-sdo _™ >sdmmcsdmmc-clk _ž ssdmmc-cmd _œ tsdmmc-det _œ usdmmc-bus1 _œsdmmc-bus4@ _œœœœ vsdiosdio-clk _™ zsdio-cmd _š ysdio-bus4@ _šššš xemmcemmc-clk _ ž {emmc-cmd _ œ |emmc-rstnout _ ™emmc-bus1 _œemmc-bus4@ _œœœœemmc-bus8€ _œœœœœœœœ }flashflash-cs0 _™ „flash-rdy _ ™ †flash-dqs _ ™ ˆflash-ale _ ™ �flash-cle _ ™ ƒflash-wrn _ ™ ‡flash-csl _™flash-rdn _™ …flash-bus8€ _ŸŸŸŸŸŸŸŸ ‚sfcsfc-bus4@ _™™™™sfc-bus2 _™™ €sfc-cs0 _™ sfc-clk _ ™ ~lcdclcdc-rgb-dclk-pin _ lcdc-rgb-m0-hsync-pin _ lcdc-rgb-m0-vsync-pin _ lcdc-rgb-m0-den-pin _ lcdc-rgb888-m0-data-pins€ _žžžž ž ž žžžž ž žžžžžžžžžžžžžlcdc-rgb666-m0-data-pins _žžžž ž ž žžžž ž žžžžžžžlcdc-rgb565-m0-data-pins _žžžž ž ž žžžž ž žžžžžlcdc-rgb888-m1-data-pins _žž ž ž žžžžžžžžžžžžžlcdc-rgb666-m1-data-pins° _žž ž ž žžžžžžžlcdc-rgb565-m1-data-pins� _žž ž ž žžžžžpwm0pwm0-pin _™ apwm1pwm1-pin _™ bpwm2pwm2-pin _ ™ cpwm3pwm3-pin _™ dpwm4pwm4-pin _™ epwm5pwm5-pin _™ fpwm6pwm6-pin _™ gpwm7pwm7-pin _™ hgmacrmii-pins� _   ™™™™™ ™ qmac-refclk-12ma _   rmac-refclk _ ™cif-m0cif-clkout-m0 _ ™dvp-d2d9-m0À _™™™™™™™™™ ™ ™ ™dvp-d0d1-m0 _ ™™d10-d11-m0 _™™cif-m1cif-clkout-m1 _™dvp-d2d9-m1À _™™™™ ™ ™™™™™™™dvp-d0d1-m1 _™™d10-d11-m1 _™™ispisp-prelight _™btnsbtn-pins _šššš š ššššššššš š š šš ¥btn-pins-vol _šš ±headphonehp-det _¡ledsred-led-pin _ ™ ¨pmicdc-det _ ™pmic-int _ š Qsoc_slppin_gpio _¢soc_slppin_rst _™soc_slppin_slp _™joystickmux-pins _ ¢ ­chosen mserial2:115200n8backlightpwm-backlight y£ †¤a¨ Žgpio-keys gpio-keysFdefaultT¥button-sw1 Ϧ  ‹DPAD-UP ‘ button-sw2 Ϧ  ‹DPAD-DOWN ‘!button-sw3 Ϧ ‹DPAD-LEFT ‘"button-sw4 Ϧ ‹DPAD-RIGHT ‘#button-sw5 Ϧ ‹BTN-A ‘1button-sw6 Ϧ ‹BTN-B ‘0button-sw7 Ϧ ‹BTN-Y ‘4button-sw8 Ϧ ‹BTN-X ‘3button-sw11 ϧ ‹F3 ‘Âbutton-sw12 ϧ ‹F4 ‘Ãbutton-sw13 ϧ ‹F5 ‘Äbutton-sw14 ϧ ‹F6 ‘Åbutton-sw15 ϧ ‹TOP-LEFT ‘6button-sw16 ϧ ‹TOP-RIGHT ‘7button-sw19 Ï�  ‹SELECT ‘:button-sw20 Ï� ‹TOP-RIGHT 2 ‘9button-sw21 Ï�  ‹TOP-LEFT 2 ‘8button-sw22 Ï�  ‹START ‘;gpio-leds gpio-ledsFdefaultT¨led-3 œ ÏP  ¢chargingled-controller pwm-ledsled-2 œ ¢status «heartbeat Áÿ †©a¨rk817-soundsimple-audio-card Ðrk817_int çi2s § 9 8MicrophoneMic JackHeadphoneHeadphonesSpeakerSpeaker; RMICLMic JackHeadphonesHPOLHeadphonesHPORSpeakerSPKOsimple-audio-card,codec lªsimple-audio-card,cpu l«vccsysregulator-fixed Õvcc3v8_sys)ä9ûÀü9ûÀ Svcc_hostregulator-fixed Õvcc_hostäLK@üLK@ P v)= ‰¬mux-controller gpio-mux ”­ œ ¯� � ¯adc-muxio-channel-mux ¹® ÅparentÕ Ö¯ ¼0123 °adc-joystick adc-joystick ¹°°°° ã<+axis@0œ ñ  ú  ´  ‘axis@1œ ñ  ú  ´  ‘axis@2œ ñ  ú  ´  ‘axis@3œ ñ  ú  ´  ‘batterysimple-battery =  /“à L„€ q@@ —¿  ¾>�  Û5gà ø¨ =Àfd=€_<‹œZ;ÐNU;UBP:íZK:vôF9øZA9~<9'r78Ý28¢Ž-8hP(8=#8F7äÊ7¯¾7x<70˜ 6Ðø6‰š Tgpio-keys-vol gpio-keys "T±Fdefaultbutton-vol-down ϧ ‹VOLUMEDOWN ‘rbutton-volume-up ϧ ‹VOLUMEUP ‘s compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1mmc0device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0rockchip,grfresetsreset-names#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,outputremote-endpointi2c-scl-falling-time-nsi2c-scl-rising-time-nswakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendrockchip,resistor-sense-micro-ohmsrockchip,sleep-enter-current-microamprockchip,sleep-filter-current-microampmonitored-batteryrockchip,mic-in-differentialnum-cs#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cells#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modebus-widthfifo-depthmax-frequencycap-sd-highspeedcard-detect-delaycd-gpiossd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplyspi-max-frequencyspi-rx-bus-widthspi-tx-bus-widthmali-supplyiommus#iommu-cellsbacklightreset-gpiosrotationIOVCC-supplyrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathpower-supplypwmslabellinux,codecolorfunctionlinux,default-triggermax-brightnesssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,hp-det-gpiosimple-audio-card,mclk-fssimple-audio-card,widgetssimple-audio-card,routingsound-daienable-active-highvin-supplypinctrl#mux-control-cellsmux-gpiosio-channelsio-channel-namesmux-controlspoll-intervalabs-flatabs-fuzzabs-rangecharge-full-design-microamp-hourscharge-term-current-microampconstant-charge-current-max-microampconstant-charge-voltage-max-microvoltfactory-internal-resistance-micro-ohmsvoltage-max-design-microvoltvoltage-min-design-microvoltocv-capacity-celsiusocv-capacity-table-0autorepeat