Ð þí¸Ü8®L( �®'tsd,px30-ringneck-haikourockchip,px30 +07Theobroma Systems PX30-uQ7 SoM on Haikou devkitaliases=/i2c@ff180000B/i2c@ff190000G/i2c@ff1a0000L/i2c@ff1b0000Q/serial@ff030000Y/serial@ff158000a/serial@ff160000i/serial@ff168000q/serial@ff170000y/serial@ff178000�/spi@ff1d0000†/spi@ff1d8000‹/mmc@ff390000�/mmc@ff380000•/i2c@ff190000/rtc@6fš/i2c@ff180000/pmic@20Ÿ/ethernet@ff360000©/mmc@ff370000cpus+cpu@0®cpuarm,cortex-a35º¾psciÌÓâòZ  +cpu@1®cpuarm,cortex-a35º¾psciÌÓâòZ  +cpu@2®cpuarm,cortex-a35º¾psciÌÓâòZ  + cpu@3®cpuarm,cortex-a35º¾psciÌÓâòZ  + idle-states3pscicpu-sleeparm,idle-state@Qhxyú‰„+cluster-sleeparm,idle-state@Qh�yô‰Ð+opp-table-0operating-points-v2š+opp-600000000¥#ÃF ¬~ð~ð™pºœ@Ëopp-816000000¥0£, ¬��™pºœ@opp-1008000000¥<Ü ¬íØíØ™pºœ@opp-1200000000¥G†Œ ¬Ö Ö ™pºœ@opp-1296000000¥M?d ¬™p™p™pºœ@arm-pmuarm,cortex-a35-pmu0×defgâ display-subsystemrockchip,display-subsystemõ  ûdisabledexternal-gmac-clock fixed-clockúð€ gmac_clkin%psci arm,psci-1.0Åsmctimerarm,armv8-timer0×   thermal-zonessoc-thermal2HèVîh tripstrip-point-0xp„еpassivetrip-point-1xL„еpassive+soc-critxÁ8„Ð µcriticalcooling-mapsmap0� ”ÿÿÿÿÿÿÿÿ£gpu-thermal2dHèh tripsgpu-thresholdxp„еpassivegpu-targetxL„еpassive+gpu-critxÁ8„Ð µcriticalcooling-mapsmap0� ”ÿÿÿÿÿÿÿÿxin24m fixed-clock%n6xin24m+gpower-management@ff000000$rockchip,px30-pmusysconsimple-mfdºÿpower-controllerrockchip,px30-power-controller°++ipower-domain@5ºÌ<İpower-domain@7ºÌ÷;İpower-domain@9º  ̲C@?İpower-domain@10º @Ìþÿ978:İpower-domain@11º ̯ôKİpower-domain@12º XÌ·µ¶–—ýûüD56İpower-domain@13º (̳´ùú3Ä !"#°power-domain@14ºÌIÄ$°syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfdºÿ++�io-domains$rockchip,px30-pmu-io-voltage-domainûokayË%Ù%reboot-modesyscon-reboot-modeçîRBÃþRBà  RBÃRBÃ$RBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uartºÿ ×Ì&&2baudclkapb_pclk>''CtxrxMWddefaultr(ûokayi2s@ff060000rockchip,px30-i2s-tdmºÿ × Ì2mclk_txmclk_rxhclk>''Ctxrx|)‰„¿ �tx-mrx-mddefaultr*+,-œûokay­+¡i2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2sºÿ × Ì2i2s_clki2s_hclk>''Ctxrxddefaultr./01œ ûdisabledi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2sºÿ ×Ì2i2s_clki2s_hclk>''Ctxrxddefaultr2345œ ûdisabledinterrupt-controller@ff131000 arm,gic-400ÈÙ@ºÿÿ ÿ@ ÿ`  × +syscon@ff140000$rockchip,px30-grfsysconsimple-mfdºÿ++)io-domains rockchip,px30-io-voltage-domainûokayî%ü6 %%&%47B%lvdsrockchip,px30-lvdsV8[dphy|)elvds ûdisabledports+port@0º+endpoint@0ºu9+Šendpoint@1ºu:+�port@1ºserial@ff158000$rockchip,px30-uartsnps,dw-apb-uartºÿ€ ×ÌI2baudclkapb_pclk>''CtxrxMWddefault r;<= ûdisabledserial@ff160000$rockchip,px30-uartsnps,dw-apb-uartºÿ ×ÌJ2baudclkapb_pclk>''CtxrxMWddefaultr> ûdisabledserial@ff168000$rockchip,px30-uartsnps,dw-apb-uartºÿ€ ×ÌK2baudclkapb_pclk>''CtxrxMWddefault r?@A ûdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uartºÿ ×ÌL2baudclkapb_pclk>'' CtxrxMWddefault rBCD ûdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uartºÿ€ ×ÌM2baudclkapb_pclkMWddefaultrEFûokay …G i2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2cºÿÌN 2i2cpclk ×ddefaultrH+ûokaypmic@20rockchip,rk809º  G×rIddefault%xin32k�°¾JÊJÖJâJî%ú%%JregulatorsDCDC_REG1vdd_log-~ðE™p]qr†regulator-state-mem˜°~ðDCDC_REG2vdd_arm-~ðE™p]qr†+regulator-state-mem̰~ðDCDC_REG3vcc_ddrr†regulator-state-mem˜DCDC_REG4 vcc_3v0_1v8-w@E-ÆÀr†+7regulator-state-mem˜°-ÆÀDCDC_REG5vcc_3v3-2Z E2Z r†+%regulator-state-mem˜°2Z LDO_REG2vcc_1v8-w@Ew@r†+fregulator-state-mem˜°w@LDO_REG3vcc_1v0-B@EB@r†regulator-state-mem˜°B@LDO_REG5 vccio_sd-w@E2Z r†+6regulator-state-mem˜°2Z LDO_REG7r†-B@EB@vcc_lcdregulator-state-mem̰B@LDO_REG8 vcc_1v8_lcd-w@Ew@r†regulator-state-mem˜°w@LDO_REG9 vcca_1v8-w@Ew@r†regulator-state-mem̰w@i2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2cºÿÌO 2i2cpclk ×ddefaultrK+ûokay€fan@18 ti,amc6821ºÓrtc@6f isil,isl1208ºoi2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2cºÿÌP 2i2cpclk × ddefaultrL+ûokay€codec@a fsl,sgtl5000º ÌMœåNñOþP+ i2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2cºÿÌ Q 2i2cpclk × ddefaultrQ+ûokayeeprom@50ºP atmel,24c01 €Ospi@ff1d0000&rockchip,px30-spirockchip,rk3066-spiºÿ ×Ì$U2spiclkapb_pclk>' ' CtxrxddefaultrRSTU+ ûdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spiºÿ€ ×Ì%V2spiclkapb_pclk>''CtxrxddefaultrVWXYZ+ûokay%[ [ watchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdtºÿÌ[ ×%ûokaypwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwmºÿ Ì"S 2pwmpclkddefaultr\.ûokaypwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwmºÿ Ì"S 2pwmpclkddefaultr]. ûdisabledpwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwmºÿ Ì"S 2pwmpclkddefaultr^. ûdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwmºÿ 0Ì"S 2pwmpclkddefaultr_. ûdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwmºÿ €Ì#T 2pwmpclkddefaultr`. ûdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwmºÿ €Ì#T 2pwmpclkddefaultra. ûdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwmºÿ € Ì#T 2pwmpclkddefaultrb. ûdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwmºÿ €0Ì#T 2pwmpclkddefaultrc. ûdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timerºÿ! ×ÌY& 2pclktimerdma-controller@ff240000arm,pl330arm,primecellºÿ$@×9Ì» 2apb_pclkP+'tsadc@ff280000rockchip,px30-tsadcºÿ( ×$[,kÃPÌ,X2tsadcapb_pclk‰¨ �tsadc-apb|)€ÔÀdinitdefaultsleeprd—e¡d«ûokay+ saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradcºÿ(€ ×TÁÌ-W2saradcapb_pclk‰¥ �saradc-apbûokayÓfnvmem@ff290000rockchip,px30-otpºÿ)@Ì/Za2otpapb_pclkphy‰´�phy+id@7ºcpu-leakage@17ºperformance@1eºßclock-controller@ff2b0000rockchip,px30-cruºÿ+ Ìg& 2xin24mgpll|)%ä8[«°ðõ@IkFÏq ë ëÂðÑ€ðÑ€õá ëÂ+clock-controller@ff2bc000rockchip,px30-pmucruºÿ+ÀÌg2xin24m|)%ä[&&& kG†Œõጺ€+&syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfdºÿ,+usb2phy@100rockchip,px30-usb2phyº Ì& 2phyclk%[ñh usb480m_phyûokay+hhost-port ×D linestateûokay+kotg-port$×BA@otg-bvalidotg-idlinestateûokay+jphy@ff2e0000rockchip,px30-dsi-dphyºÿ.Ì& E 2refpclk‰>�apb#i  ûdisabled+8phy@ff2f0000rockchip,px30-csi-dphyºÿ/@ÌF2pclk#i ‰/�apb|) ûdisabled+�usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2ºÿ0 ×>Ì2otg1otg9KZ€€@ Vj [usb2-phy#iûokayusb@ff340000 generic-ehciºÿ4 ×<ÌVk[usb#iûokayusb@ff350000 generic-ohciºÿ5 ×=ÌVk[usb#iûokayethernet@ff360000rockchip,px30-gmacºÿ6 ×+macirq@Ì>??@A²CL[2stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speed|)irmiiddefaultrlm#i ‰^ �stmmacethûokay r[‚ ˜ÃPÃP­%¸outputmmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshcºÿ7@ ×6 Ì÷;CD2biuciuciu-driveciu-sampleÅÏÚðÑ€ddefaultrnopq#iûokayè6õ. ?GHSOmmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshcºÿ8@ ×7 Ìÿ8EF2biuciuciu-driveciu-sampleÅÏÚðÑ€ddefault rrst#i  ûdisabledmmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshcºÿ9@ ×5 Ì9GH2biuciuciu-driveciu-sampleÅÏÚðÑ€ddefault ruvw#i ûokay_nxyS%è7spi@ff3a0000 rockchip,sfcºÿ:@ ×8Ì:2clk_sfchclk_sfc ryz{ddefault#i  ûdisablednand-controller@ff3b0000rockchip,px30-nfcºÿ;@ ×9Ìþ72ahbnfc[7kðÑ€ddefault r|}~€�‚ƒ#i  ûdisabledopp-table-1operating-points-v2+„opp-200000000¥ ë¬~ðopp-300000000¥á£¬à˜opp-400000000¥ׄ¬�opp-480000000¥œ8¬*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrostºÿ@@$×/.- jobmmugpuÌIÓ#i „ûokay+video-codec@ff442000rockchip,px30-vpuºÿD ×PO vepuvdpu̯ô 2aclkhclk‡…#i iommu@ff442800rockchip,iommuºÿD( ×Q̯ô 2aclkifaceŽ#i +…dsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsiºÿE ×KÌD2pclkV8[dphy#i ‰=�apb|)+ ûdisabledports+port@0º+endpoint@0ºu†+‰endpoint@1ºu‡+Œport@1ºvop@ff460000rockchip,px30-vop-bigºÿFü ×M̵–û2aclk_vopdclk_vophclk_vop‰345 �axiahbdclk‡ˆ#i  ûdisabledport++ endpoint@0ºu‰+†endpoint@1ºuŠ+9iommu@ff460f00rockchip,iommuºÿF ×M̵û 2aclkiface#i Ž ûdisabled+ˆvop@ff470000rockchip,px30-vop-litºÿGü ×N̶—ü2aclk_vopdclk_vophclk_vop‰789 �axiahbdclk‡‹#i  ûdisabledport++ endpoint@0ºuŒ+‡endpoint@1ºu�+:iommu@ff470f00rockchip,iommuºÿG ×N̶ü 2aclkiface#i Ž ûdisabled+‹isp@ff4a0000rockchip,px30-cif-ispºÿJ€$×FIJ ispmimipi Ì3´ú_2ispaclkhclkpclk‡ŽV�[dphy#i  ûdisabledports+port@0º+iommu@ff4a8000rockchip,iommuºÿJ€ ×FÌ´ú 2aclkiface#i ›Ž+Žqos@ff518000rockchip,px30-qossysconºÿQ€ +qos@ff520000rockchip,px30-qossysconºÿR +$qos@ff52c000rockchip,px30-qossysconºÿRÀ +qos@ff538000rockchip,px30-qossysconºÿS€ +qos@ff538080rockchip,px30-qossysconºÿS€€ +qos@ff538100rockchip,px30-qossysconºÿS� +qos@ff538180rockchip,px30-qossysconºÿS�€ +qos@ff540000rockchip,px30-qossysconºÿT +qos@ff540080rockchip,px30-qossysconºÿT€ +qos@ff548000rockchip,px30-qossysconºÿT€ +qos@ff548080rockchip,px30-qossysconºÿT€€ + qos@ff548100rockchip,px30-qossysconºÿT� +!qos@ff548180rockchip,px30-qossysconºÿT�€ +"qos@ff548200rockchip,px30-qossysconºÿT‚ +#qos@ff550000rockchip,px30-qossysconºÿU +qos@ff550080rockchip,px30-qossysconºÿU€ +qos@ff550100rockchip,px30-qossysconºÿU +qos@ff550180rockchip,px30-qossysconºÿU€ +qos@ff558000rockchip,px30-qossysconºÿU€ +qos@ff558080rockchip,px30-qossysconºÿU€€ +pinctrlrockchip,px30-pinctrl|)¶�+Ãgpio@ff040000rockchip,gpio-bankºÿ ×Ì&ÊÚÙÈ+Ggpio@ff250000rockchip,gpio-bankºÿ% ×Ì\ÊÚÙÈ+›gpio@ff260000rockchip,gpio-bankºÿ& ×Ì]ÊÚÙÈbios-disable-override-hog‰ æòbios_disable_overrideübios-disable-n-hog‰ òbios_disable ügpio@ff270000rockchip,gpio-bankºÿ' ×Ì^ÊÚÙÈ+[pcfg-pull-up +“pcfg-pull-down pcfg-pull-none '+’pcfg-pull-none-2ma ' 4pcfg-pull-up-2ma  4pcfg-pull-up-4ma  4+”pcfg-pull-none-4ma ' 4pcfg-pull-down-4ma  4pcfg-pull-none-8ma ' 4+—pcfg-pull-up-8ma  4+•pcfg-pull-none-12ma ' 4 +™pcfg-pull-up-12ma  4 +˜pcfg-pull-none-smt ' C+‘pcfg-output-highæpcfg-output-low Xpcfg-input-high  c+–pcfg-input ci2c0i2c0-xfer p‘ ‘+Hi2c1i2c1-xfer p‘‘+Ki2c2i2c2-xfer p‘‘+Li2c3i2c3-xfer p ‘ ‘+Qtsadctsadc-otp-pin p’+dtsadc-otp-out p’+euart0uart0-xfer p “ “+(uart0-cts p ’uart0-rts p ’uart1uart1-xfer p““+;uart1-cts p’+<uart1-rts p’+=uart2-m0uart2m0-xfer p““+>uart2-m1uart2m1-xfer p ““uart3-m0uart3m0-xfer p““uart3m0-cts p’uart3m0-rts p’uart3-m1uart3m1-xfer p““+?uart3m1-cts p ’+@uart3m1-rts p ’+Auart4uart4-xfer p““+Buart4-cts p’+Cuart4-rts p’+Duart5uart5-xfer p““+Euart5-cts p’uart5-rts p’spi0spi0-clk p”+Rspi0-csn p”+Sspi0-miso p ”+Tspi0-mosi p ”+Uspi0-clk-hs p•spi0-miso-hs p •spi0-mosi-hs p •spi1spi1-clk p”+Vspi1-csn0 p ”spi1-csn1 p ”spi1-miso p”+Yspi1-mosi p ”+Zspi1-clk-hs p•spi1-miso-hs p•spi1-mosi-hs p •spi1-csn0-gpio-pin p ”+Wspi1-csn1-gpio-pin p ”+Xpdmpdm-clk0m0 p’pdm-clk0m1 p’pdm-clk1 p’pdm-sdi0m0 p’pdm-sdi0m1 p’pdm-sdi1 p’pdm-sdi2 p’pdm-sdi3 p’pdm-clk0m0-sleep p–pdm-clk0m1-sleep p–pdm-clk1-sleep p–pdm-sdi0m0-sleep p–pdm-sdi0m1-sleep p–pdm-sdi1-sleep p–pdm-sdi2-sleep p–pdm-sdi3-sleep p–i2s0i2s0-8ch-mclk p’i2s0-8ch-sclktx p’+*i2s0-8ch-sclkrx p ’i2s0-8ch-lrcktx p’++i2s0-8ch-lrckrx p ’i2s0-8ch-sdo0 p’+,i2s0-8ch-sdo1 p’i2s0-8ch-sdo2 p’i2s0-8ch-sdo3 p’i2s0-8ch-sdi0 p’+-i2s0-8ch-sdi1 p ’i2s0-8ch-sdi2 p ’i2s0-8ch-sdi3 p’i2s1i2s1-2ch-mclk p’i2s1-2ch-sclk p’+.i2s1-2ch-lrck p’+/i2s1-2ch-sdi p’+0i2s1-2ch-sdo p’+1i2s2i2s2-2ch-mclk p’i2s2-2ch-sclk p’+2i2s2-2ch-lrck p’+3i2s2-2ch-sdi p’+4i2s2-2ch-sdo p’+5sdmmcsdmmc-clk p—+nsdmmc-cmd p•+osdmmc-det p•+psdmmc-bus1 p•sdmmc-bus4@ p••••+qsdiosdio-clk p’+tsdio-cmd p“+ssdio-bus4@ p““““+remmcemmc-clk p —+uemmc-cmd p •+vemmc-rstnout p ’emmc-bus1 p•emmc-bus4@ p••••emmc-bus8€ p••••••••+wemmc-reset p ’+šflashflash-cs0 p’+flash-rdy p ’+�flash-dqs p ’+ƒflash-ale p ’+|flash-cle p ’+~flash-wrn p ’+‚flash-csl p’flash-rdn p’+€flash-bus8€ p˜˜˜˜˜˜˜˜+}sfcsfc-bus4@ p’’’’+{sfc-bus2 p’’sfc-cs0 p’+zsfc-clk p ’+ylcdclcdc-rgb-dclk-pin p™lcdc-rgb-m0-hsync-pin p™lcdc-rgb-m0-vsync-pin p™lcdc-rgb-m0-den-pin p™lcdc-rgb888-m0-data-pins€ p———— — — ———— — —————————————lcdc-rgb666-m0-data-pins p———— — — ———— — ———————lcdc-rgb565-m0-data-pins p———— — — ———— — —————lcdc-rgb888-m1-data-pins p—— — — —————————————lcdc-rgb666-m1-data-pins° p—— — — ———————lcdc-rgb565-m1-data-pins� p—— — — —————pwm0pwm0-pin p’+\pwm1pwm1-pin p’+]pwm2pwm2-pin p ’+^pwm3pwm3-pin p’+_pwm4pwm4-pin p’+`pwm5pwm5-pin p’+apwm6pwm6-pin p’+bpwm7pwm7-pin p’+cgmacrmii-pins� p™™™’’’’’ ’+lmac-refclk-12ma p ™+mmac-refclk p ’cif-m0cif-clkout-m0 p ’dvp-d2d9-m0À p’’’’’’’’’ ’ ’ ’dvp-d0d1-m0 p ’’d10-d11-m0 p’’cif-m1cif-clkout-m1 p’dvp-d2d9-m1À p’’’’ ’ ’’’’’’’dvp-d0d1-m1 p’’d10-d11-m1 p’’ispisp-prelight p’ledsmodule-led-pin p’+œsd-card-led-pin p ’+�pmicpmic-int p“+Ihaikouhaikou-keys-pinP p“““““+žuartuart5-rts-pin p ’+Femmc-pwrseqmmc-pwrseq-emmcršddefault ~› +xleds gpio-ledsddefaultrœ�ûokayled-0 ‰› Šheartbeat “heartbeat ©led-1 ‰[  “mmc2 Šsd ©vccsys-regulatorregulator-fixed vcc5v0_sysr†-LK@ELK@+Jchosen ¯serial0:115200n8gpio-keys gpio-keysržddefaultbutton-batlow-n »BATLOW# Áì ‰[button-slp-btn-n »SLP_BTN# ÁŽ ‰›button-wake-n »WAKE# Á� ‰›°switch-lid-btn-n »LID_BTN# Á Ì ‰[i2s0-soundsimple-audio-card Ýi2s öHaikou,I2S-codec  'Ÿ FŸsimple-audio-card,codec h  r+Ÿsimple-audio-card,cpu h¡sgtl5000-oscillator fixed-clock%w+Mdc-12v-regulatorregulator-fixeddc_12vr†-·E·+¢vcc3v3-baseboard-regulatorregulator-fixedvcc3v3_baseboardr†-2Z E2Z  …¢+Ovcc5v0-baseboard-regulatorregulator-fixedvcc5v0_baseboardr†-LK@ELK@ …¢+£vdda-codec-regulatorregulator-fixed vdda_codec†-2Z E2Z  …£+Nvddd-codec-regulatorregulator-fixed vddd_codec†-jEj …£+P compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1mmc0mmc1rtc0rtc1ethernet0mmc2device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0rockchip,grfresetsreset-names#sound-dai-cellsrockchip,trcm-sync-tx-only#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio-oscgpi-supplyphysphy-namesrockchip,outputremote-endpointrts-gpiosrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc9-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendVDDA-supplyVDDIO-supplyVDDD-supplypagesizevcc-supplynum-cscs-gpios#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cells#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usphy-supplyclock_in_outbus-widthfifo-depthmax-frequencyvqmmc-supplysd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50cap-mmc-highspeedcap-sd-highspeedcd-gpiosdisable-wpvmmc-supplymmc-hs200-1_8vmmc-pwrseqnon-removableiommus#iommu-cellsrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsoutput-highline-namegpio-hoginputbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-lowinput-enablerockchip,pinsreset-gpiosfunctionlinux,default-triggercolorstdout-pathlabellinux,codelinux,input-typesimple-audio-card,formatsimple-audio-card,namesimple-audio-card,mclk-fssimple-audio-card,frame-mastersimple-audio-card,bitclock-mastersound-daisystem-clock-fixedvin-supply