Ð þ킯8u( §tÐ ',Qualcomm Technologies, Inc. SM8450 QRD2qcom,sm8450-qrdqcom,sm8450=handsetchosenJserial0:115200n8clocksxo-board 2fixed-clockVc“àsÌsleep-clk 2fixed-clockVcüs+cpus cpu@0{cpu 2qcom,kryo780‡‹psci™ª¸psciËÜësl2-cache2cacheòþ™sl3-cache2cacheòþscpu@100{cpu 2qcom,kryo780‡‹psci™ª¸psciËÜësl2-cache2cacheòþ™scpu@200{cpu 2qcom,kryo780‡‹psci™ª ¸psciËÜësl2-cache2cacheòþ™scpu@300{cpu 2qcom,kryo780‡‹psci™ ª ¸psciËÜësl2-cache2cacheòþ™s cpu@400{cpu 2qcom,kryo780‡‹psci™ ª ¸psciËÜësl2-cache2cacheòþ™s cpu@500{cpu 2qcom,kryo780‡‹psci™ª¸psciËÜësl2-cache2cacheòþ™scpu@600{cpu 2qcom,kryo780‡‹psci™ª¸psciËÜësl2-cache2cacheòþ™scpu@700{cpu 2qcom,kryo780‡‹psci™ª¸psciËÜësl2-cache2cacheòþ™scpu-mapcluster0core0 core1 core2 core3 core4 core5 core6 core7 idle-statespscicpu-sleep-0-02arm,idle-statesilver-rail-power-collapse-@D Uîeúvs!cpu-sleep-1-02arm,idle-stategold-rail-power-collapse-@DXUe·vs"domain-idle-statescluster-sleep-02domain-idle-state-ADDU Äe½s#cluster-sleep-12domain-idle-state-AÃDD ŒU ¬e6‡s$firmwarescm2qcom,scm-sm8450qcom,scm‡0—¥interconnect-02qcom,sm8450-clk-virt²Æs3interconnect-12qcom,sm8450-mc-virt²Æsmemory@a0000000{memory‡ pmu2arm,armv8-pmuv3 Öpsci 2arm,psci-1.0’smcpower-domain-cpu0᪠õ!spower-domain-cpu1᪠õ!spower-domain-cpu2᪠õ!s power-domain-cpu3᪠õ!s power-domain-cpu4᪠õ"s power-domain-cpu5᪠õ"spower-domain-cpu6᪠õ"spower-domain-cpu7᪠õ"spower-domain-cpu-cluster0áõ#$s opp-table-qup2operating-points-v2sRopp-50000000úð€%opp-75000000xhÀ&opp-100000000õá'reserved-memory memory@80000000‡€`$memory@80600000‡€`$memory@80640000‡€d$memory@807c0000‡€|$memory@80800000‡€€$memory@80860000 2qcom,cmd-db‡€†$memory@80880000‡€ˆ$memory@808a0000‡€Š$memory@808e0000‡€Ž@$memory@808e4000‡€Ž@$memory@80900000 2qcom,smem‡€� +($memory@80b00000‡€°$memory@80c00000‡€À`$memory@85700000‡…pp$memory@85e00000‡…à$s˜memory@88000000‡ˆ�$s•memory@89900000‡‰�$s¥memory@8b900000‡‹�$memory@8b910000‡‹‘ $memory@8b91a000‡‹‘  $sŠmemory@8ba00000‡‹ $memory@8bb80000‡‹¸$memory@8bbe0000‡‹¾$memory@8bc00000‡‹À $s¨memory@9ee00000‡žàp$memory@9f500000‡ŸP€$memory@9fd000002qcom,rmtfs-mem‡ŸÐ($3Bmemory@a6e00000‡¦à$memory@a6f00000‡¦ð$memory@bb000000‡»$memory@c0000000‡À $memory@e0000000‡à`$memory@e0600000‡à`@$memory@e0a00000‡à $memory@e0b00000‡à°¯0$memory@e55f3000‡å_0�$memory@e55fc000‡å_À@$memory@e5600000‡å`$memory@e8800000‡è€$memory@e8900000‡è� $memory@e9b00000‡é°P$memory@ea000000‡ê�$memory@ed900000‡í�°$smp2p-adsp 2qcom,smp2pL»­V) j)q€master-kernel�master-kernel s™slave-kernel �slave-kernel·Ìs—smp2p-cdsp 2qcom,smp2pL^°V) j)q€master-kernel�master-kernel s¦slave-kernel �slave-kernel·Ìs¤smp2p-modem 2qcom,smp2pL³¬V) j)q€master-kernel�master-kernel s©slave-kernel �slave-kernel·Ìs§ipa-ap-to-modem�ipa ipa-modem-to-ap�ipa·Ìsmp2p-slpi 2qcom,smp2pLá®V) j)q€master-kernel�master-kernel s–slave-kernel �slave-kernel·Ìs”soc@0 Ý 2simple-busclock-controller@1000002qcom,gcc-sm8450‡BV¥á@ë*+,--.../±èbi_tcxosleep_clkpcie_0_pipe_clkpcie_1_pipe_clkpcie_1_phy_aux_clkufs_phy_rx_symbol_0_clkufs_phy_rx_symbol_1_clkufs_phy_tx_symbol_0_clkusb3_phy_wrapper_gcc_usb30_pipe_clks1dma-controller@800000(2qcom,sm8450-gpi-dmaqcom,sm6350-gpi-dmaô‡€�ÖLMNOPQRSTUVWÿ  ~ 0– $disableds6geniqup@8c00002qcom,geni-se-qup‡Œ  èm-ahbs-ahbë1Š1‹ 0ƒ $okayi2c@8800002qcom,geni-i2c‡ˆ@èseë1x+default92 Öu H—3345 Cqup-corequp-configqup-memory V66[txrx $disabledspi@8800002qcom,geni-spi‡ˆ@èseë1x Öu+default9780—3345 Cqup-corequp-config V66[txrx  $disabledi2c@8840002qcom,geni-i2c‡ˆ@@èseë1z+default99 ÖG H—3345 Cqup-corequp-configqup-memory V66[txrx $disabledspi@8840002qcom,geni-spi‡ˆ@@èseë1z ÖG+default9:;0—3345 Cqup-corequp-config V66[txrx  $disabledi2c@8880002qcom,geni-i2c‡ˆ€@èseë1|+default9< ÖH H—3345 Cqup-corequp-configqup-memory V66[txrx $disabledspi@8880002qcom,geni-spi‡ˆ€@èseë1| ÖH+default9=>0—3345 Cqup-corequp-config V66[txrx  $disabledi2c@88c0002qcom,geni-i2c‡ˆÀ@èseë1~+default9? ÖI H—3345 Cqup-corequp-configqup-memory V66[txrx $disabledspi@88c0002qcom,geni-spi‡ˆÀ@èseë1~ ÖI+default9@A0—3345 Cqup-corequp-config V66[txrx $okayi2c@8900002qcom,geni-i2c‡‰@èseë1€+default9B ÖJ H—3345 Cqup-corequp-configqup-memory V66[txrx $disabledspi@8900002qcom,geni-spi‡‰@èseë1€ ÖJ+default9CD0—3345 Cqup-corequp-config V66[txrx $okayi2c@8940002qcom,geni-i2c‡‰@@èseë1‚+default9E ÖK H—3345 Cqup-corequp-configqup-memory V66[txrx $disabledserial@8940002qcom,geni-uart‡‰@@èseë1‚+default9F ÖK0—335GCqup-corequp-config $disabledspi@8940002qcom,geni-spi‡‰@@èseë1‚ ÖK+default9HI0—3345 Cqup-corequp-config V66[txrx  $disabledi2c@8980002qcom,geni-i2c‡‰€@èseë1„+default9J ÖC H—3345 Cqup-corequp-configqup-memory V66[txrx $disabledspi@8980002qcom,geni-spi‡‰€@èseë1„ ÖC+default9KL0—3345 Cqup-corequp-config V66[txrx  $disableddma-controller@900000(2qcom,sm8450-gpi-dmaqcom,sm6350-gpi-dmaô‡��Öôõö÷øùúûüýþÿÿ  ~ 0¶$okaysNgeniqup@9c00002qcom,geni-se-qup‡œ  èm-ahbs-ahbë1†1‡ 0£—33 Cqup-core $okayi2c@9800002qcom,geni-i2c‡˜@èseë1V+default9M ÖY H—3345 Cqup-corequp-configqup-memory VNN[txrx $disabledspi@9800002qcom,geni-spi‡˜@èseë1V ÖY+default9OPªQeRH—3345 Cqup-corequp-configqup-memory VNN[txrx  $disabledi2c@9840002qcom,geni-i2c‡˜@@èseë1X+default9S ÖZ H—3345 Cqup-corequp-configqup-memory VNN[txrx $disabledspi@9840002qcom,geni-spi‡˜@@èseë1X ÖZ+default9TUH—3345 Cqup-corequp-configqup-memory VNN[txrx  $disabledi2c@9880002qcom,geni-i2c‡˜€@èseë1Z+default9V Ö[ H—3345 Cqup-corequp-configqup-memory VNN[txrx $disabledspi@9880002qcom,geni-spi‡˜€@èseë1Z Ö[+default9WXH—3345 Cqup-corequp-configqup-memory VNN[txrx  $disabledi2c@98c0002qcom,geni-i2c‡˜À@èseë1\+default9Y Ö\ H—3345 Cqup-corequp-configqup-memory VNN[txrx $disabledspi@98c0002qcom,geni-spi‡˜À@èseë1\ Ö\+default9Z[H—3345 Cqup-corequp-configqup-memory VNN[txrx  $disabledi2c@9900002qcom,geni-i2c‡™@èseë1^+default9\ Ö] H—3345 Cqup-corequp-configqup-memory VNN[txrx $disabledspi@9900002qcom,geni-spi‡™@èseë1^ Ö]+default9]^ªQeRH—3345 Cqup-corequp-configqup-memory VNN[txrx $okayi2c@9940002qcom,geni-i2c‡™@@èseë1`+default9_ Ö^ H—3345 Cqup-corequp-configqup-memory VNN[txrx$okayspi@9940002qcom,geni-spi‡™@@èseë1` Ö^+default9`aH—3345 Cqup-corequp-configqup-memory VNN[txrx  $disabledi2c@9980002qcom,geni-i2c‡™€@èseë1b+default9b Ö_ H—3345 Cqup-corequp-configqup-memory VNN[txrx $disabledspi@9980002qcom,geni-spi‡™€@èseë1b Ö_+default9cdH—3345 Cqup-corequp-configqup-memory VNN[txrx  $disabledserial@99c0002qcom,geni-debug-uart‡™À@èseë1d+default9ef Ö`0—335GCqup-corequp-config$okaydma-controller@a00000(2qcom,sm8450-gpi-dmaqcom,sm6350-gpi-dmaô‡ �Ö%&'()*ÿ  ~ 0V $disabledshgeniqup@ac00002qcom,geni-se-qup‡¬` èm-ahbs-ahbë1ˆ1‰ 0C—33 Cqup-core  $disabledi2c@a800002qcom,geni-i2c‡¨@èseë1h+default9g Öa H—3345 Cqup-corequp-configqup-memory Vhh[txrx $disabledspi@a800002qcom,geni-spi‡¨@èseë1h Öa+default9ijH—3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledi2c@a840002qcom,geni-i2c‡¨@@èseë1j+default9k Öb H—3345 Cqup-corequp-configqup-memory Vhh[txrx $disabledspi@a840002qcom,geni-spi‡¨@@èseë1j Öb+default9lmH—3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledi2c@a880002qcom,geni-i2c‡¨€@èseë1l+default9n Öc H—3345 Cqup-corequp-configqup-memory Vhh[txrx $disabledspi@a880002qcom,geni-spi‡¨€@èseë1l Öc+default9opH—3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledi2c@a8c0002qcom,geni-i2c‡¨À@èseë1n+default9q Öd H—3345 Cqup-corequp-configqup-memory Vhh[txrx $disabledspi@a8c0002qcom,geni-spi‡¨À@èseë1n Öd+default9rsH—3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledi2c@a900002qcom,geni-i2c‡©@èseë1p+default9t Öe H—3345 Cqup-corequp-configqup-memory Vhh[txrx $disabledspi@a900002qcom,geni-spi‡©@èseë1p Öe+default9uvH—3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledi2c@a940002qcom,geni-i2c‡©@@èseë1r+default9w ÖfH—3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledspi@a940002qcom,geni-spi‡©@@èseë1r Öf+default9xyH—3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledi2c@a980002qcom,geni-i2c‡©€@èseë1t+default9z ÖkH—3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledspi@a980002qcom,geni-spi‡©€@èseë1t Ök+default9{|H—3345 Cqup-corequp-configqup-memory Vhh[txrx  $disabledrng@10c30002qcom,sm8450-trngqcom,trng‡ 0pcie@1c000002qcom,pcie-sm8450-pcie0P‡À0`` ¨``yparfdbielbiatuconfig{pciƒ”ÿž 8` `0`0Ð ¨}Y€}Y�°ÿ`Ö�Ž��‘’“”(½msi0msi1msi2msi3msi4msi5msi6msi7ÌÍ à•–—˜0—~5G3Cpcie-memcpu-pcie\ë1617,*1/11131819111 ]èpipepipe_muxphy_piperefauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbuaggre0aggre1 î00ø1ÿpciª1 ,pciephy ^ &`+default9€e�$okayopp-table2operating-points-v2s�opp-2500000&% &1Ð�opp-5000000LK@&1¡ opp-8000000z‚1´pcie@0{pci‡”ÿ phy@1c06000 2qcom,sm8450-qmp-gen3x1-pcie-phy‡À` (ë1/11121416èauxcfg_ahbrefrchngpipe?pcie_0_pipe_clkVRø1ÿphy]14mõá$okay‚ƒ’„s,pcie@1c080002qcom,pcie-sm8450-pcie1P‡À€0@@ ¨@@yparfdbielbiatuconfig{pciƒ”ÿž 8@ @0@0Ð ¨}Z}Z°ÿ`Ö34589:vw(½msi0msi1msi2msi3msi4msi5msi6msi7Ì͠ಳ¶·0—~5G4Cpcie-memcpu-pcieXë1C1D-*1:1<1>1E1F11 Vèpipepipe_muxphy_piperefauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbuaggre1 î0€0�ø1 ÿpciª1 -pciephy a &c+default9…e† $disabledopp-table2operating-points-v2s†opp-2500000&% &1Ð�opp-5000000LK@&1¡ opp-10000000˜–€&1B@opp-8000000z‚1´opp-16000000ô$‚1 hopp-32000000èH‚1<Ðpcie@0{pci‡”ÿ phy@1c0e000 2qcom,sm8450-qmp-gen4x2-pcie-phy‡Àà (ë1?1<1=1A1Cèauxcfg_ahbrefrchngpipe?pcie_1_pipe_clkVRø1 ÿphy]1Amõá $disableds-interconnect@15000002qcom,sm8450-config-noc‡PÀ²ÆsGinterconnect@16800002qcom,sm8450-system-noc‡hâ²Æs4interconnect@16c00002qcom,sm8450-pcie-anoc‡l′Æs~interconnect@16e00002qcom,sm8450-aggre1-noc‡nÀ€²ë1 1 ÆsÖinterconnect@17000002qcom,sm8450-aggre2-noc‡p€²Æ ë11 1 * sinterconnect@17400002qcom,sm8450-mmss-noc‡tð€²Æs³hwlock@1f400002qcom,tcsr-mutex‡ô¢s(syscon@1fc00002qcom,sm8450-tcsrsyscon‡üsgpu@3d000002qcom,adreno-730.1qcom,adreno0‡ÐÙàÖ#ykgsl_3d0_reg_memorycx_memcx_dbgc Ö,‡‡eˆ°‰Ü $disabledsæzap-shader¹Šopp-table2operating-points-v2sˆopp-8180000000Á°€Ç€opp-791000000/%³ÀÇ@opp-734000000+¿ó€Çopp-640000000&% Çàopp-599000000#´ÀÇÀopp-545000000 | @Ç�opp-492000000SSÇ€opp-421000000ó@ÇPopp-350000000Ü“€Ç@opp-317000000å @Ç@opp-285000000üÁ@Ç8opp-220000000 ïÇ8gmu@3d6a000&2qcom,adreno-gmu-730.1qcom,adreno-gmu0‡Ö PÕ )ygmursccgmu_pdcÖ01½hfigmu8ë‹‹‹11-‹‹!èahbgmucxoaximemnochubdemetª‹‹¸cxgx ‡ÑŒe�s‰opp-table2operating-points-v2s�opp-500000000ÍeÇ€opp-200000000 ëÂÇ@clock-controller@3d900002qcom,sm8450-gpucc‡Ù ë*1+1,V¥ás‹iommu@3da0000@2qcom,sm8450-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500‡ÚÚç8Ö¡¦§¨©ª«¬­®¯¦Ü>?@A“•˜™šœ�»¼0ë‹‹‹1-1.‹ègmuhubhlosbusifaceahbª‹ús‡phy@88e300002qcom,sm8450-usb-hs-phyqcom,usb-snps-hs-7nm-phy‡Ž0$okayRë*èrefø1’ƒŽ�#ÿÿ÷Ö<ÏRœ@qN �Ф'¬@Èÿÿ†èìÿÿïüsâphy@88e80002qcom,sm8450-qmp-usb3-dp-phy‡Ž€0 ë1°*1²1³èauxrefcom_auxusb3_pipeø11 ÿphycommonVR$okay‚„’�s/ports port@0‡endpointport@1‡endpoint‘sãport@2‡endpoint’s¾remoteproc@24000002qcom,sm8450-slpi-pas‡@@<V“ ””””#½wdogfatalreadyhandoverstop-ackë*èxoªQQ¸lcxlmx¹•ÑŒ)–:stop$okayPqcom/sm8450/slpi.mbnglink-edgeV) j)^slpi€fastrpc 2qcom,fastrpcdfastrpcglink-apps-dsp^sdspx compute-cb@12qcom,fastrpc-compute-cb‡ 0Acompute-cb@22qcom,fastrpc-compute-cb‡ 0Bcompute-cb@32qcom,fastrpc-compute-cb‡ 0Cremoteproc@30000002qcom,sm8450-adsp-pas‡<V“————#½wdogfatalreadyhandoverstop-ackë*èxoªQQ¸lcxlmx¹˜ÑŒ)™:stop$okayPqcom/sm8450/adsp.mbnglink-edgeV) j)^lpass€gpr 2qcom,gpr dadsp_apps�› service@1 2qcom,q6apm‡¨¹avs/audiomsm/adsp/audio_pddais2qcom,q6apm-dais 0bedais2qcom,q6apm-lpass-dais¨service@2 2qcom,q6prm‡¹avs/audiomsm/adsp/audio_pdclock-controller2qcom,q6prm-lpass-clocksVsšfastrpc 2qcom,fastrpcdfastrpcglink-apps-dsp^adspx compute-cb@32qcom,fastrpc-compute-cb‡ 0compute-cb@42qcom,fastrpc-compute-cb‡ 0compute-cb@52qcom,fastrpc-compute-cb‡ 0codec@31e00002qcom,sm8450-lpass-wsa-macro‡4ëšDšEšfšg›èmclknplmacrodcodecfsgenV ?wsa2-mclk¨sœsoundwire@31f00002qcom,soundwire-v1.7.0‡  Ö«ëœèiface^WSA29�+defaultÐßï??   ÿÿ.ÿÿÿÿÿÿÿÿ@ÿÿÿÿÿÿÿÿQÿÿÿÿÿÿÿÿhÿÿÿÿÿÿƒÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ¨ $disabledcodec@32000002qcom,sm8450-lpass-rx-macro‡ 4ëš@šFšfšg›èmclknplmacrodcodecfsgenV?mclk¨sžsoundwire@32100002qcom,soundwire-v1.7.0‡!  Ö›ëžèiface^RXÐß9Ÿ+defaultï  .ÿÿÿÿ@ÿÿÿÿQÿÿhÿÿÿƒÿÿÿÿ  ¨ $disabledcodec@32200002qcom,sm8450-lpass-tx-macro‡"4ëš@šFšfšg›èmclknplmacrodcodecfsgenV?mclk¨s¢codec@32400002qcom,sm8450-lpass-wsa-macro‡$4ëšBšCšfšg›èmclknplmacrodcodecfsgenV?mclk¨s soundwire@32500002qcom,soundwire-v1.7.0‡%  Öªë èiface^WSA9¡+defaultÐßï??   ÿÿ.ÿÿÿÿÿÿÿÿ@ÿÿÿÿÿÿÿÿQÿÿÿÿÿÿÿÿhÿÿÿÿÿÿƒÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ¨ $disabledsoundwire@33b00002qcom,soundwire-v1.7.0‡; Öð ½corewakeupë¢èiface^TX9£+defaultÐßï.ÿÿÿÿ@ÿÿÿÿQÿÿÿÿhÿÿÿÿƒÿÿÿÿ  ¨ $disabledcodec@33f00002qcom,sm8450-lpass-va-macro‡?0ëš9šfšgšFèmclkmacrodcodecnplV?fsgen¨ $disableds›remoteproc@323000002qcom,sm8450-cdsp-pas‡20@VB¤¤¤¤#½wdogfatalreadyhandoverstop-ackë*èxoªQQ ¸cxmxc¹¥ÑŒ)¦:stop$okayPqcom/sm8450/cdsp.mbnglink-edgeV) j)^cdsp€fastrpc 2qcom,fastrpcdfastrpcglink-apps-dsp^cdspx compute-cb@12qcom,fastrpc-compute-cb‡0!a0! compute-cb@22qcom,fastrpc-compute-cb‡0!b0" compute-cb@32qcom,fastrpc-compute-cb‡0!c0# compute-cb@42qcom,fastrpc-compute-cb‡0!d0$ compute-cb@52qcom,fastrpc-compute-cb‡0!e0% compute-cb@62qcom,fastrpc-compute-cb‡0!f0& compute-cb@72qcom,fastrpc-compute-cb‡0!g0' compute-cb@82qcom,fastrpc-compute-cb‡0!h0( remoteproc@40800002qcom,sm8450-mpss-pas‡LV§§§§§0½wdogfatalreadyhandoverstop-ackshutdown-ackë*èxoªQQ ¸cxmss¹¨ÑŒ)©:stop$okayPqcom/sm8450/modem.mbnglink-edgeV) j)^modem€clock-controller@aaf00002qcom,sm8450-videocc‡ ¯ë*1µªQ&V¥ácci@ac15000!2qcom,sm8450-cciqcom,msm8996-cci‡ ÁP Ö̪ª(몪{ª ªª-ècamnoc_axislow_ahb_srccpas_ahbccicci_src9«¬¸­®+defaultsleep $disabled i2c-bus@0‡cB@ i2c-bus@1‡cB@ cci@ac16000!2qcom,sm8450-cciqcom,msm8996-cci‡ Á` Öªª(몪{ª ª ª -ècamnoc_axislow_ahb_srccpas_ahbccicci_src9¯°¸±²+defaultsleep $disabled i2c-bus@0‡cB@ i2c-bus@1‡cB@ clock-controller@ade00002qcom,sm8450-camcc‡ Þë1**+ªQ&V¥á $disabledsªdisplay-subsystem@ae000002qcom,sm8450-mdss‡ àymdssH—³³5GCmdp0-memmdp1-memcpu-cfgø´ª´ ë´11´< ÖS·Ì 0(  $disableds¶display-controller@ae010002qcom,sm8450-dpu ‡ àð ë  ymdpvbif0ë11´´?´<´K!èbusnrt_busifacelutcorevsync]´Km$øeµªQ¶Öports port@0‡endpoint·sÁport@1‡endpoint¸sÃport@2‡endpoint¹s½opp-table2operating-points-v2sµopp-172000000 @ƒºopp-200000000 ëÂ&opp-325000000_@'opp-375000000Z À»opp-500000000Íe‚displayport-controller@ae900002qcom,sm8450-dpqcom,sm8350-dpP‡ é é é é é¶Ö (ë´´ ´´´;ècore_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel]´´Â// /dp¨e¼ªQ $disabledports port@0‡endpoint½s¹port@1‡endpoint¾s’opp-table2operating-points-v2s¼opp-162000000 §ì€&opp-270000000߀'opp-540000000 /¿»opp-8100000000Gž€‚dsi@ae94000(2qcom,sm8450-dsi-ctrlqcom,mdss-dsi-ctrl‡ é@ ydsi_ctrl¶Ö0ë´´´A´7´1$èbytebyte_intfpixelcoreifacebus]´´B¿¿eÀªQ ¿dsi  $disabledports port@0‡endpointÁs·port@1‡endpointopp-table2operating-points-v2sÀopp-187500000 -à&opp-300000000á£'opp-358000000V¥€»phy@ae944002qcom,sm8450-dsi-phy-5nm0‡ éD éF€ éI`ydsi_phydsi_phy_lanedsi_pllVRë´* èifaceref $disableds¿dsi@ae96000(2qcom,sm8450-dsi-ctrlqcom,mdss-dsi-ctrl‡ é` ydsi_ctrl¶Ö0ë´´ ´C´9´1$èbytebyte_intfpixelcoreifacebus]´´DÂÂÂeÀªQ Âdsi  $disabledports port@0‡endpointÃs¸port@1‡endpointphy@ae964002qcom,sm8450-dsi-phy-5nm0‡ éd éf€ éi`ydsi_phydsi_phy_lanedsi_pllVRë´* èifaceref $disabledsÂclock-controller@af000002qcom,sm8450-dispcc‡ ðdë**1+¿¿ÂÂ//ªQ&V¥á $disableds´interrupt-controller@b2200002qcom,sm8450-pdcqcom,pdc ‡ "@ðdHÙà î(6^a}?~Ì Ì·s“thermal-sensor@c263000 2qcom,sm8450-tsensqcom,tsens-v2 ‡ &0 " éÖúü½uplowcritical÷säthermal-sensor@c265000 2qcom,sm8450-tsensqcom,tsens-v2 ‡ &P "0éÖûý½uplowcritical÷sèpower-management@c300000#2qcom,sm8450-aoss-qmpqcom,aoss-qmp‡ 0V) j)VsŒsram@c3f00002qcom,rpmh-stats‡ ?spmi@c4000002qcom,spmi-pmic-arbP‡ @0 P@ D L BÐycorechnlsobsrvrintrcnfg ½periph_irq V“ ·Ì pmic@12qcom,pm8350qcom,spmi-pmic‡ temp-alarm@a002qcom,spmi-temp-alarm‡ Ö ÷ségpio@8800 2qcom,pm8350-gpioqcom,spmi-gpio‡ˆ"2Ä >·ÌsÄpmic@32qcom,pm8350bqcom,spmi-pmic‡ temp-alarm@a002qcom,spmi-temp-alarm‡ Ö ÷sêgpio@8800!2qcom,pm8350b-gpioqcom,spmi-gpio‡ˆ"2Å>·ÌsÅpmic@22qcom,pm8350cqcom,spmi-pmic‡ temp-alarm@a002qcom,spmi-temp-alarm‡ Ö ÷sëgpio@8800!2qcom,pm8350c-gpioqcom,spmi-gpio‡ˆ"2Æ >·ÌsÆled-controller@ee00+2qcom,pm8350c-flash-ledqcom,spmi-flash-led‡î $disabledpwm2qcom,pm8350c-pwmJ $disabledpmic@72qcom,pm8450qcom,spmi-pmic‡ temp-alarm@a002qcom,spmi-temp-alarm‡ Ö ÷sìgpio@8800 2qcom,pm8450-gpioqcom,spmi-gpio‡ˆ"2Ç>·ÌsÇpmic@02qcom,pmk8350qcom,spmi-pmic‡ pon@13002qcom,pmk8350-pon‡ yhlospbspwrkey2qcom,pmk8350-pwrkeyÖUt $disabledresin2qcom,pmk8350-resinÖ $disabledadc@31002qcom,spmi-adc7‡1 Ö1`adc-tm@34002qcom,spmi-adc-tm5-gen2‡4Ö4 ÷ $disabledrtc@61002qcom,pmk8350-rtc‡ab yrtcalarmÖb $disablednvram@71002qcom,spmi-sdam‡q  qreboot-reason@48‡Hrsïgpio@b000!2qcom,pmk8350-gpioqcom,spmi-gpio‡°"2È>·ÌsÈpmic@42qcom,pmr735aqcom,spmi-pmic‡ temp-alarm@a002qcom,spmi-temp-alarm‡ Ö ÷sígpio@8800!2qcom,pmr735a-gpioqcom,spmi-gpio‡ˆ"2É>·ÌsÉpmic@52qcom,pmr735bqcom,spmi-pmic‡ temp-alarm@a002qcom,spmi-temp-alarm‡ Ö ÷sîgpio@8800!2qcom,pmr735b-gpioqcom,spmi-gpio‡ˆ"2Ê>·ÌsÊmailbox@ed180002qcom,sm8450-ipccqcom,ipcc‡Ñ€ Öå·Ìws)pinctrl@f1000002qcom,sm8450-tlmm‡0 ÖÐ">·Ì2Óƒ“‘$ssdc2-default-statesÝclk-pins ¦sdc2_clk«ºcmd-pins ¦sdc2_cmd«Çdata-pins ¦sdc2_data«Çsdc2-sleep-statesßclk-pins ¦sdc2_clk«ºcmd-pins ¦sdc2_cmd«Çdata-pins ¦sdc2_data«Çcci0-default-state¦gpio110gpio111Ôcci_i2c«Çs«cci0-sleep-state¦gpio110gpio111Ôcci_i2c«Ýs­cci1-default-state¦gpio112gpio113Ôcci_i2c«Çs¬cci1-sleep-state¦gpio112gpio113Ôcci_i2c«Ýs®cci2-default-state¦gpio114gpio115Ôcci_i2c«Çs¯cci2-sleep-state¦gpio114gpio115Ôcci_i2c«Ýs±cci3-default-state¦gpio208gpio209Ôcci_i2c«Çs°cci3-sleep-state¦gpio208gpio209Ôcci_i2c«Ýs²pcie0-default-states€perst-pins¦gpio94Ôgpio«Ýclkreq-pins¦gpio95Ôpcie0_clkreqn«Çwake-pins¦gpio96Ôgpio«Çpcie1-default-states…perst-pins¦gpio97Ôgpio«Ýclkreq-pins¦gpio98Ôpcie1_clkreqn«Çwake-pins¦gpio99Ôgpio«Çqup-i2c0-data-clk-state ¦gpio0gpio1Ôqup0sMqup-i2c1-data-clk-state ¦gpio4gpio5Ôqup1sSqup-i2c2-data-clk-state ¦gpio8gpio9Ôqup2sVqup-i2c3-data-clk-state¦gpio12gpio13Ôqup3sYqup-i2c4-data-clk-state¦gpio16gpio17Ôqup4s\qup-i2c5-data-clk-state¦gpio206gpio207Ôqup5s_qup-i2c6-data-clk-state¦gpio20gpio21Ôqup6sbqup-i2c8-data-clk-state¦gpio28gpio29Ôqup8sgqup-i2c9-data-clk-state¦gpio32gpio33Ôqup9skqup-i2c10-data-clk-state¦gpio36gpio37Ôqup10snqup-i2c11-data-clk-state¦gpio40gpio41Ôqup11sqqup-i2c12-data-clk-state¦gpio44gpio45Ôqup12stqup-i2c13-data-clk-state¦gpio48gpio49Ôqup13«Çswqup-i2c14-data-clk-state¦gpio52gpio53Ôqup14«Çszqup-i2c15-data-clk-state¦gpio56gpio57Ôqup15s2qup-i2c16-data-clk-state¦gpio60gpio61Ôqup16s9qup-i2c17-data-clk-state¦gpio64gpio65Ôqup17s<qup-i2c18-data-clk-state¦gpio68gpio69Ôqup18s?qup-i2c19-data-clk-state¦gpio72gpio73Ôqup19sBqup-i2c20-data-clk-state¦gpio76gpio77Ôqup20sEqup-i2c21-data-clk-state¦gpio80gpio81Ôqup21sJqup-spi0-cs-state¦gpio3Ôqup0sPqup-spi0-data-clk-state¦gpio0gpio1gpio2Ôqup0sOqup-spi1-cs-state¦gpio7Ôqup1sUqup-spi1-data-clk-state¦gpio4gpio5gpio6Ôqup1sTqup-spi2-cs-state¦gpio11Ôqup2sXqup-spi2-data-clk-state¦gpio8gpio9gpio10Ôqup2sWqup-spi3-cs-state¦gpio15Ôqup3s[qup-spi3-data-clk-state¦gpio12gpio13gpio14Ôqup3sZqup-spi4-cs-state¦gpio19Ôqup4«ºs^qup-spi4-data-clk-state¦gpio16gpio17gpio18Ôqup4s]qup-spi5-cs-state¦gpio85Ôqup5saqup-spi5-data-clk-state¦gpio206gpio207gpio84Ôqup5s`qup-spi6-cs-state¦gpio23Ôqup6sdqup-spi6-data-clk-state¦gpio20gpio21gpio22Ôqup6scqup-spi8-cs-state¦gpio31Ôqup8sjqup-spi8-data-clk-state¦gpio28gpio29gpio30Ôqup8siqup-spi9-cs-state¦gpio35Ôqup9smqup-spi9-data-clk-state¦gpio32gpio33gpio34Ôqup9slqup-spi10-cs-state¦gpio39Ôqup10spqup-spi10-data-clk-state¦gpio36gpio37gpio38Ôqup10soqup-spi11-cs-state¦gpio43Ôqup11ssqup-spi11-data-clk-state¦gpio40gpio41gpio42Ôqup11srqup-spi12-cs-state¦gpio47Ôqup12svqup-spi12-data-clk-state¦gpio44gpio45gpio46Ôqup12suqup-spi13-cs-state¦gpio51Ôqup13syqup-spi13-data-clk-state¦gpio48gpio49gpio50Ôqup13sxqup-spi14-cs-state¦gpio55Ôqup14s|qup-spi14-data-clk-state¦gpio52gpio53gpio54Ôqup14s{qup-spi15-cs-state¦gpio59Ôqup15s8qup-spi15-data-clk-state¦gpio56gpio57gpio58Ôqup15s7qup-spi16-cs-state¦gpio63Ôqup16s;qup-spi16-data-clk-state¦gpio60gpio61gpio62Ôqup16s:qup-spi17-cs-state¦gpio67Ôqup17s>qup-spi17-data-clk-state¦gpio64gpio65gpio66Ôqup17s=qup-spi18-cs-state¦gpio71Ôqup18«ºsAqup-spi18-data-clk-state¦gpio68gpio69gpio70Ôqup18«ºs@qup-spi19-cs-state¦gpio75Ôqup19«ºsDqup-spi19-data-clk-state¦gpio72gpio73gpio74Ôqup19«ºsCqup-spi20-cs-state¦gpio79Ôqup20sIqup-spi20-data-clk-state¦gpio76gpio77gpio78Ôqup20sHqup-spi21-cs-state¦gpio83Ôqup21sLqup-spi21-data-clk-state¦gpio80gpio81gpio82Ôqup21sKqup-uart7-rx-state¦gpio26Ôqup7«ºsfqup-uart7-tx-state¦gpio27Ôqup7«ºsequp-uart20-default-state¦gpio76gpio77gpio78gpio79Ôqup20sFsd-card-det-n-state¦gpio92Ôgpio«ÇsÞpinctrl@34400002qcom,sm8450-lpass-lpi-pinctrl ‡DM">2Ëëšfšg ècoreaudiosËtx-swr-active-states£clk-pins¦gpio0 Ôswr_tx_clk«ìºdata-pins¦gpio1gpio2gpio14 Ôswr_tx_data«ìörx-swr-active-statesŸclk-pins¦gpio3 Ôswr_rx_clk«ìºdata-pins ¦gpio4gpio5 Ôswr_rx_data«ìödmic01-default-stateclk-pins¦gpio6 Ôdmic1_clk« data-pins¦gpio7 Ôdmic1_data«dmic23-default-stateclk-pins¦gpio8 Ôdmic2_clk« data-pins¦gpio9 Ôdmic2_data«wsa-swr-active-states¡clk-pins¦gpio10 Ôwsa_swr_clk«ìºdata-pins¦gpio11 Ôwsa_swr_data«ìöwsa2-swr-active-states�clk-pins¦gpio15 Ôwsa2_swr_clk«ìºdata-pins¦gpio16Ôwsa2_swr_data«ìösram@146aa000#2qcom,sm8450-imemsysconsimple-mfd‡j j  pil-reloc@94c2qcom,pil-reloc-info‡ LÈiommu@15000000!2qcom,sm8450-smmu-500arm,mmu-500‡ÚçŒÖAabcdefghijklmnopqrstuvµ¶·¸¹º»¼½¾¿À;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY‹Œ�Ž��‘’“”•–—˜™¢£œ¥Ã§¨©²³´µ¶·¸¹s0interrupt-controller@17100000 2arm,gic-v3Ì·  ' ‡  Ö  smsi-controller@171400002arm,gic-v3-its‡ < Ks}timer@174200002arm,armv7-timer-mem  ‡Bc$øframe@17421000 VÖ‡BB frame@17423000 V Ö ‡B0 $disabledframe@17425000 V Ö ‡BP $disabledframe@17427000 V Ö ‡Bp $disabledframe@17429000 V Ö ‡B� $disabledframe@1742b000 V Ö ‡B° $disabledframe@1742d000 V Ö‡BÐ $disabledrsc@17a00000 ^apps_rsc2qcom,rpmh-rsc@‡ ¡¢£ydrv-0drv-1drv-2drv-3$Ö c  s ª bcm-voter2qcom,bcm-votersclock-controller2qcom,sm8450-rpmh-clkVèxoëÌs*power-controller2qcom,sm8450-rpmhpdáeÍsQopp-table2operating-points-v2sÍopp1Çopp2Ç0s%opp3Ç8sºopp4Ç@s&opp5ÇPopp6Ç€s'opp7Ç�opp8ÇÀs»opp9Çàopp10Çs‚opp11Ç@opp12ÇPopp13Ç€opp14Ç regulators-02qcom,pm8350-rpmh-regulators �b œÎ ªÎ ¸Î ÆÎ ÔÎ âÎ ðÎ þÎ Î Î )Î 8Î GÏ XÐ iÐ zÑ �Òsmps10 �vreg_s10b_1p8 ¬w@ Äw@smps11 �vreg_s11b_0p95 ¬ ð€ ÄØ€sÏsmps12 �vreg_s12b_1p25 ¬­@ Ä\ÀsÑldo1 �vreg_l1b_0p91 ¬ ê€ Ä À Üs�ldo2 �vreg_l2b_3p07 ¬.à Ä.à Üs�ldo3 �vreg_l3b_0p9 ¬ Ë@ Ä Ë@ Üldo5 �vreg_l5b_0p88 ¬ m€ Ä ŒÀ Üsƒldo6 �vreg_l6b_1p2 ¬O€ ÄO€ Üs„ldo7 �vreg_l7b_2p5 ¬&5@ Ä&5@ ÜsØldo9 �vreg_l9b_1p2 ¬O€ ÄO€ ÜsÙregulators-12qcom,pm8350c-rpmh-regulators �c œÎ ªÎ ¸Î ÆÎ ÔÎ âÎ ðÎ þÎ Î Î óÐ Ð Ð 1Ð FÎsmps1 �vreg_s1c_1p86 ¬w@ Äâ@sÕsmps10 �vreg_s10c_1p05 ¬B@ ÄÈàbob �vreg_bob ¬-æ Äï Jreboot-mode [ ialiases$ y/soc@0/geniqup@9c0000/serial@99c000vph-pwr-regulator2regulator-fixed �vph_pwr ¬8u  Ä8u  � •sÎ interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typestdout-path#clock-cellsclock-frequencyphandledevice_typeregenable-methodnext-level-cachepower-domainspower-domain-namesqcom,freq-domain#cooling-cellsclockscache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopqcom,dload-modeinterconnects#reset-cells#interconnect-cellsqcom,bcm-votersinterrupts#power-domain-cellsdomain-idle-statesopp-hzrequired-oppsrangesno-maphwlocksqcom,client-idqcom,vmidqcom,smeminterrupts-extendedmboxesqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-rangesclock-names#dma-cellsdma-channelsdma-channel-maskiommusstatuspinctrl-namespinctrl-0interconnect-namesdmasdma-namesoperating-points-v2reg-nameslinux,pci-domainbus-rangenum-lanesmsi-mapmsi-map-maskinterrupt-namesinterrupt-map-maskinterrupt-mapiommu-mapresetsreset-namesphysphy-namesperst-gpioswake-gpiosopp-peak-kBpsclock-output-names#phy-cellsassigned-clocksassigned-clock-ratesvdda-phy-supplyvdda-pll-supply#hwlock-cellsqcom,gmumemory-regionopp-levelqcom,qmp#iommu-cells#global-interruptsdma-coherentvdda18-supplyvdda33-supplyqcom,squelch-detector-bpqcom,hs-disconnect-bpqcom,pre-emphasis-amplitude-bpqcom,pre-emphasis-duration-bpqcom,hs-amplitude-bpqcom,hs-output-impedance-micro-ohmsqcom,hs-crossover-voltage-microvoltqcom,hs-rise-fall-time-bporientation-switchremote-endpointqcom,smem-statesqcom,smem-state-namesfirmware-namelabelqcom,glink-channelsqcom,non-secure-domainqcom,domainqcom,intents#sound-dai-cellsqcom,protection-domainqcom,din-portsqcom,dout-portsqcom,ports-sinterval-lowqcom,ports-offset1qcom,ports-offset2qcom,ports-hstartqcom,ports-hstopqcom,ports-word-lengthqcom,ports-block-pack-modeqcom,ports-block-group-countqcom,ports-lane-controlpinctrl-1assigned-clock-parentsqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,eeqcom,channelgpio-controllergpio-ranges#gpio-cells#pwm-cellslinux,code#io-channel-cellsbits#mbox-cellswakeup-parentgpio-reserved-rangespinsdrive-strengthbias-disablebias-pull-upfunctionbias-pull-downslew-ratebias-bus-holdoutput-high#redistributor-regionsredistributor-stridemsi-controller#msi-cellsframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyvdd-s7-supplyvdd-s8-supplyvdd-s9-supplyvdd-s10-supplyvdd-s11-supplyvdd-s12-supplyvdd-l1-l4-supplyvdd-l2-l7-supplyvdd-l3-l5-supplyvdd-l6-l9-l10-supplyvdd-l8-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-modevdd-l1-l12-supplyvdd-l2-l8-supplyvdd-l3-l4-l5-l7-l13-supplyvdd-l6-l9-l11-supplyvdd-bob-supplyvdd-l2-supplyvdd-l3-supplyvdd-l4-supplyvdd-l1-l2-supplyvdd-l5-l6-supplyvdd-l7-bob-supply#freq-domain-cellslanes-per-directionfreq-table-hzqcom,icereset-gpiosvcc-supplyvcc-max-microampvccq-supplyvccq-max-microampvdd-hba-supplyqcom,num-eesnum-channelsqcom,controlled-remotelybus-widthcd-gpiosvmmc-supplyvqmmc-supplyno-sdiono-mmcsnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkdr_modethermal-sensorstemperaturehysteresispolling-delay-passivetripcooling-devicenvmem-cellsnvmem-cell-namesmode-recoverymode-bootloaderserial0regulator-always-onregulator-boot-on